TVP7000PZPR ,TRIPLE 8/10-BIT, 150/110 MSPS, VIDEO AND GRAPHICS DIGITIZER WITH ANALOG PLLFEATURES APPLICATIONS• LCD TV/Monitors/Projectors• Analog Channels• DLP TV/Projectors– -6 dB to 6 d ..
TVP7001PZP ,Triple 8/10-bit, 165/110MSPS Video ADC 100-HTQFP 0 to 70SLES164–FEBBRUARY 2006TERMINAL ASSIGNMENTSSOGIN_1 1 75 SDAGIN_1 2 74 SCLA18GND 3 73 I2CAA18VDD 4 72 ..
TVP7001PZPR ,Triple 8/10-bit, 165/110MSPS Video ADC 100-HTQFP 0 to 70BLOCK DIAGRAMRIN_110−bitClamp PGARIN_2ADCRIN_3ROUT[9:0]GIN_1GIN_2 10−bit OutputClamp PGAADC Formatt ..
TVP7002PZP ,Triple 8/10-bit, 165/110MSPS Video ADC 100-HTQFP 0 to 70 SLES206C –MAY 2007–REVISED APRIL 2013Terminal AssignmentsSOGIN_1 1 75 SDAGIN_1 2 74 SCL73AGND 3 I2 ..
TVP7002PZP ,Triple 8/10-bit, 165/110MSPS Video ADC 100-HTQFP 0 to 70The TVP7002 is powered from 3.3-V and 1.9-V supply and integrates a triple high-performance analog- ..
TVP7002PZPR ,Triple 8/10-bit, 165/110MSPS Video ADC 100-HTQFP 0 to 70FEATURES23• Analog Channels • Output Formatter– –6-dB to 6-dB Analog Gain – Supports 20-bit 4:2:2 O ..
UC3845NG4 ,Current-Mode PWM Controller 8-PDIP 0 to 70Block Diagrams. 11Information..... 368.3 Feature Description.... 124 Revision HistoryChanges from R ..
UC3845P , Current Mode PWM Controller
UC3845P , Current Mode PWM Controller
UC3845T ,HIGH PERFORMANCE CURRENT MODE PWM CONTROLLERELECTRICAL CHARACTERISTICS ( [note 1] Unless otherwise stated, these specifications apply for0 < T ..
UC3845T ,HIGH PERFORMANCE CURRENT MODE PWM CONTROLLERUC3842T UC3843TUC3844T UC3845T® HIGH PERFORMANCE CURRENT MODE PWM CONTROLLER. TRIMMED OSCILLATOR FO ..
UC3846 ,SMPS ControllerFeatures Description• Automatic Feed Forward Compensation The UC3846 control IC provides all of the ..
TVP7000PZP-TVP7000PZPR
TRIPLE 8/10-BIT, 150/110 MSPS, VIDEO AND GRAPHICS DIGITIZER WITH ANALOG PLL
www.ti.com
FEATURES APPLICATIONS
DESCRIPTION
TVP7000SLES143–SEPTEMBER 2005
TRIPLE 8/10-BIT, 150/110 MSPS, VIDEO
AND GRAPHICS DIGITIZER WITH ANALOG PLL LCD TV/Monitors/Projectors•
Analog Channels DLP TV/Projectors–-6 dBto6 dB Analog Gain PDP TV/Monitors– Analog Input MUXs •
PCTV Set-Top Boxes– Auto Video Clamp •
Digital Image Processing– Three Digitizing Channels, Each With •
Video Capture/Video EditingIndependently Controllable Clamp, PGA, •
Scan Rate/Image Resolution Convertersand ADC Video Conferencing– Clamping: Selectable Clamping Between •
Video/Graphics Digitizing EquipmentBottom Level and Mid-level Offset: 1024-Step Programmable RGBor
YPbPr Offset ControlTVP7000isa complete solution for digitizing video
– PGA: 8-Bit Programmable Gain Amplifier and graphic signalsin RGBor YPbPr color spaces.
– ADC: 8/10-Bit 150/110 MSPS A/D Converter The device supports pixel rates up to 150 MHz.
– Automatic Level Control Circuit Therefore,it can be used for PC graphics digitizingto the VESA standardof SXGA (1280× 1024)
– Composite Sync: Integrated Sync-on-Greenresolutionat 75 Hz screen refresh rate, andin video
Extraction From GreenLuminance Channel environments for the digitizingof digital TV formats,
– Support for DC and AC-Coupled Input including HDTV upto 1080p. TVP7000 can be used
Signals to digitize CVBS and S-Video signal with 10-bit•
PLL ADCs.
Fully Integrated Analog PLL for Pixel Clock The TVP7000is powered from 3.3-V and 1.8-V
Generation supply and integratesa triple high-performance A/D
converter with clamping functions and variable gain,
– 12-150 MHz Pixel Clock Generation Fromindependently programmable for each channel. The
HSYNC Input clamping timing windowis provided by an external
– Adjustable PLL Loop Bandwidth for pulseor can be generated internally. The TVP7000
Minimum Jitter includes analog slicing circuitryon theYorG inputto
– 5-Bit Programmable Subpixel Accurate support sync-on-luminanceor sync-on-green extrac-
Positioningof Sampling Phase tion. In addition, TVP7000 can extract discrete
HSYNC and VSYNC from composite sync usinga•
Output Formatter sync slicer.
– Support for RGB/YCbCr 4:4:4 and YCbCrTVP7000 also containsa complete analog PLL block
4:2:2 Output Modesto Reduce Board Traces generatea pixel clock from the HSYNC input. Pixel
– Dedicated DATACLK Output for Easy clock output frequencies range from 12 MHzto 150
Latchingof Output Data MHz. All programmingof the partis done via an indus-
Normal/FastI2C Interface try-standardI2C interface, which supports both read-
Register Capability