TSA1203IF ,DUAL-CHANNEL, 12-BIT, 40MSPS A/D CONVERTERD1GNDBID0(LSB)DVCCVCCBEDGNDGNDBESELECTVCCBICLKVCCBIDGNDOEBDVCCAVCC AVCCAVCCAGNDINCMIINCMQREFMIREFMQ ..
TSA1203IF ,DUAL-CHANNEL, 12-BIT, 40MSPS A/D CONVERTERAPPLICATIONS Q channelVINBQ■ Medical imaging and ultrasoundGND GNDBE■ 3G basestation■ I/Q signal pr ..
TSA1203IFT ,DUAL-CHANNEL, 12-BIT, 40MSPS A/D CONVERTERBLOCK DIAGRAM on a pipeline structure and digital error correction+2.5V/3.3V CLK SELECT OEB VC ..
TSA1203IFT ,DUAL-CHANNEL, 12-BIT, 40MSPS A/D CONVERTERapplications■ High speed data acquisition systemPACKAGE ■ Portable instrumentationORDER CODE ..
TSA1204IFT ,DUAL CHANNEL, 12-BIT, 20MSPS, 120MW, A/D CONVERTERapplications■ High speed data acquisition systemPACKAGE ■ Portable instrumentationORDER CODE 7 ..
TSA3100G ,POTICALLY ISOLATED AC SWITCHTOSHIBA TSA31OOG,TSA31OOJ""''o R.M.S. On-State Current 1 IT(RMS)=0.1--3A Unit in mmRepetitive Peak ..
UAF1780 ,DUAL 2A LOW DROP OUT INTELLIGENT POWER SWITCHCO SGS-THOMSON
, WHERE?) a, ahf1h%N]CS
UAF1780-1781-1782
DUAL 2 A LOW DROP OUT INTELLIGENT P ..
UAF41 , DIODE-PENTODE
UAF42AP ,Universal Active Filter.PIN CONFIGURATIONSP PACKAGEU PACKAGEPDIP-14SOIC-16(TOP VIEW)(TOP VIEW)Low-Pass V 1 14 Frequency Ad ..
UAF42AP ,Universal Active FilterMAXIMUM RATINGSOver operating free-air temperature range unless otherwise noted.UAF42 UNITPower Sup ..
UAF42AP ,Universal Active Filter SBFS002B –JULY 1992–REVISED OCTOBER 2010
UAF42AP+ ,Universal Active FilterMAXIMUM RATINGSOver operating free-air temperature range unless otherwise noted.UAF42 UNITPower Sup ..
TSA1203IF-TSA1203IFT
DUAL-CHANNEL, 12-BIT, 40MSPS A/D CONVERTER
Low power consumption: 230mW@40Msps� Single supply voltage: 2.5V Independent supply for CMOS output stage with 2.5V/3.3V capability� SFDR= -68.3 dBc @ Fin=10MHz� 1GHz analog bandwidth Track-and-Hold� Common clocking between channels� Dual simultaneous Sample and Hold inputs� Multiplexed outputs� Built-in reference voltage with external bias
capability
DESCRIPTIONThe TSA1203 is a new generation of high speed,
dual-channel Analog to Digital converter pro-
cessed in a mainstream 0.25μm CMOS technolo-
gy yielding high performances and very low power
consumption.
The TSA1203 is specifically designed for applica-
tions requiring very low noise floor, high SFDRand good isolation between channels. It is based
on a pipeline structure and digital error correction
to provide high static linearity at Fs=40Msps, andFin=10MHz.
For each channel, a voltage reference is integrat-
ed to simplify the design and minimize external
components. It is nevertheless possible to use the
circuit with external references.
Each ADC outputs are multiplexed in a common
bus with small number of pins.
Differential or single-ended analog inputs can be
applied. A tri-state capability is available for the
outputs, allowing chip selection.
The TSA1203 is available in extended (0 to
+85°C) temperature range, in a small 48 pins
TQFP package.
APPLICATIONS Medical imaging and ultrasound�
3G basestation�
I/Q signal processing applications�
High speed data acquisition system�
Portable instrumentation
ORDER CODE
PIN CONNECTIONS (top view)
BLOCK DIAGRAM IPOL
CLK+2.5V/3.3V
VINI
VINBI
OEB
VINCMI
GND
VINQ
VINBQ
VINCMQ
SELECT
VREFPI
VREFPQ
VREFMI
VREFMQ
D11
VCCBE
GNDBE
TSA1203DUAL-CHANNEL, 12-BIT, 40MSPS, 230mW A/D CONVERTER
TSA1203
CONDITIONSAVCC = DVCC = VCCB = 2.5V, Fs= 40Msps, Fin=10.13MHz, Vin@ -1dBFS, VREFP=0.8V, VREFM=0V
Tamb = 25°C (unless otherwise specified)
DYNAMIC CHARACTERISTICS
TIMING CHARACTERISTICS
TSA1203
TIMING DIAGRAM
PIN CONNECTIONS (top view) N+1N+2
N+5
N+3
N+4
CLKTpd I + Tod
N+9
N+12
N+13
DATA
OUTPUT
sample N+1
I channel
sample N
Q channel
sample N+1
Q channel
sample N+2
I channel
sample N+2
Q channel
sample N+3
I channel
OEBSimultaneous sampling
on I/Q channels
SELECT
sample N-9
I channel
sample N-8
I channel
sample N-7
Q channel
sample N-6
Q channelCLOCK AND SELECT CONNECTED TOGETHER
TSA1203
PIN DESCRIPTION
ELECTRICAL CHARACTERISTICS
ABSOLUTE MAXIMUM RATINGS
1). All voltages values, except differential voltage, are with respect to network ground terminal. The magnitude of input and output voltages must not exceed -0.3V or VCC
2). ElectroStatic Discharge pulse (ESD pulse) simulating a human body discharge of 100 pF through 1.5kΩ
3). Discharge to Ground of a device that has been previously charged.
4). Corporate ST Microelectronics procedure number 0018695
TSA1203
OPERATING CONDITIONS Condition VRefP-VRefM>0.3V
ANALOG INPUTS
DIGITAL INPUTS AND OUTPUTS
TSA1203
CONDITIONS
AVCC = DVCC = VCCB = 2.5V, Fs= 40Msps, Fin=2MHz, Vin@ -1dBFS, VREFP=0.8V, VREFM=0V
Tamb = 25°C (unless otherwise specified)
REFERENCE VOLTAGE
POWER CONSUMPTION
ACCURACY
MATCHING BETWEEN CHANNELS
TSA1203
DEFINITIONS OF SPECIFIED PARAMETERS
STATIC PARAMETERS
Static measurements are performed through
method of histograms on a 2MHz input signal,
sampled at 40Msps, which is high enough to fully
characterize the test frequency response. The
input level is +1dBFS to saturate the signal.
Differential Non Linearity (DNL)
The average deviation of any output code width
from the ideal code width of 1 LSB.
Integral Non linearity (INL)
An ideal converter presents a transfer function as
being the straight line from the starting code to the
ending code. The INL is the deviation for each
transition from this ideal curve.
DYNAMIC PARAMETERS
Dynamic measurements are performed by
spectral analysis, applied to an input sine wave of
various frequencies and sampled at 40Msps.
The input level is -1dBFS to measure the linear
behavior of the converter. All the parameters are
given without correction for the full scale ampli-
tude performance except the calculated ENOB
parameter.
Spurious Free Dynamic Range (SFDR)
The ratio between the power of the worst spurious
signal (not always an harmonic) and the amplitude
of fundamental tone (signal power) over the full
Nyquist band. It is expressed in dBc.
Total Harmonic Distortion (THD)
The ratio of the rms sum of the first five harmonic
distortion components to the rms value of the
fundamental line. It is expressed in dB.
Signal to Noise Ratio (SNR)
The ratio of the rms value of the fundamental
component to the rms sum of all other spectral
components in the Nyquist band (fs /2) excluding
DC, fundamental and the first five harmonics.
SNR is reported in dB.
Signal to Noise and Distortion Ratio (SINAD)
Similar ratio as for SNR but including the harmonic
distortion components in the noise figure (not DC
signal). It is expressed in dB.
From the SINAD, the Effective Number of Bits
(ENOB) can easily be deduced using the formula:
SINAD= 6.02 × ENOB + 1.76 dB.
When the applied signal is not Full Scale (FS), but
has an A0 amplitude, the SINAD expression
becomes:
SINAD2Ao=SINADFull Scale+ 20 log (2A0/FS)
SINAD2Ao =6.02 × ENOB + 1.76 dB + 20 log (2A0/
FS)
The ENOB is expressed in bits.
Analog Input Bandwidth
The maximum analog input frequency at which the
spectral response of a full power signal is reduced
by 3dB. Higher values can be achieved with
smaller input levels.
Effective Resolution Bandwidth (ERB)
The band of input signal frequencies that the ADC
is intended to convert without loosing linearity i.e.
the maximum analog input frequency at which the
SINAD is decreased by 3dB or the ENOB by 1/2
bit.
Pipeline delay
Delay between the initial sample of the analog
input and the availability of the corresponding
digital data output, on the output bus. Also called
data latency. It is expressed as a number of clock
cycles.
TSA1203
Static parameter: Integral Non Linearity
Fs=40MSPS; Icca=60mA; Fin=2MHz
Static parameter: Differential Non Linearity
Fs=40MSPS; Icca=60mA; Fin=2MHz
Linearity vs. Fs
Fin=5MHz
Distortion vs. Fs
Fin=5MHz
TSA1203
Linearity vs. Fin
Fs=40MHz; Icca=60mA
Linearity vs. Temperature
Fs=40MHz; Icca=60mA; Fin=2MHz
Linearity vs. AVCC
Fs=40MSPS; Icca=60mA; Fin=10MHz
Distortion vs. Fin
Fs=40MHz; Icca=60mA
Distortion vs.Temperature
Fs=40MSPS; Icca=60mA; Fin=2MHz
Distortion vs. AVCC
Fs=40MSPS; Icca=60mA; Fin=10MHz
TSA1203
Linearity vs. DVCC
Fs=40MSPS; Icca=60mA; Fin=10MHz
Linearity vs. VCCBI
Fs=40MSPS; Icca=60mA; Fin=10MHz
Linearity vs. VCCBE
Fs=40MSPS; Icca=60mA; Fin=5MHz
Distortion vs. DVCC
Fs=40MSPS; Icca=60mA; Fin=10MHz
Distortion vs. VCCBI
Fs=40MSPS; Icca=60mA; Fin=10MHz
Distortion vs. VCCBE
Fs=40MSPS; Icca=60mA; Fin=5MHz
TSA1203
Linearity vs. Duty Cycle
Fs=40MHz; Icca=60mA; Fin=5MHz
Distortion vs. Duty Cycle
Fs=40MHz; Icca=60mA; Fin=5MHz
Single-tone 8K FFT at 40Msps - Q Channel
Fin=5MHz; Icca=60mA, Vin@-1dBFS
Dual-tone 8K FFT at 40Msps - Q Channel
Fin1=0.93MHz; Fin2=1.11MHz; Icca=70mA, Vin1@-7dBFS; Vin2@-7dBFS; IMD=-69dBc
