TDA7411-TDA7411TR Fast Delivery |IC PHOENIX CO.,LIMITED

TDA7411TR ,ADVANCED CAR SIGNAL PROCESSORAPPLICATIONS2■ FULY PROGRAMMABLE BY I C BUS■ INCLUDES AUDIOPROCESSOR, STEREO-DECODER WITH NOISE BLA ..
TDA7412 ,CARRADIO SIGNAL PROCESSORTDA7412CARRADIO SIGNAL PROCESSOR■ 3 STEREO INPUTS■ 3 MONO INPUTS■ DYNAMIC-COMPRESSION-STAGE FOR CD■ ..
TDA7415CB ,Car radio multimedia signal processorAbsolute maximum ratings . 11Table 6. Input section . . . . 11Table 7. Main signal pro ..
TDA7415CB ,Car radio multimedia signal processorAbsolute maximum ratings . . . . 114.3 Electrical characteristcs . . . . . . 114.3.1 Input ..
TDA7416 ,CARRADIO SIGNAL PROCESSORFEATURESInput multiplexer– 1 pseudo differential CDC stereo input, programmable as single-ended inp ..
TDA7417 ,Audio ProcessorElectrical characteristics . . . . . . . 94 Description of the audioprocessor . . . . 134.1 ..
THMC50DBQR ,Remote/Local Temperature Monitor & Fan Controller w/SMBus Interface 16-SSOP -40 to 125
THN4201U , NPN SiGe RF TRANSISTOR
THN4201U , NPN SiGe RF TRANSISTOR
THN5601B , NPN SiGe RF POWER TRANSISTOR
THN5601B , NPN SiGe RF POWER TRANSISTOR
THN5601B , NPN SiGe RF POWER TRANSISTOR

TDA7411-TDA7411TR
ADVANCED CAR SIGNAL PROCESSOR
1/43
TDA7411
October 2003 FULLY INTEGRATED SIGNAL PROCESSOR
OPTIMIZED FOR CAR RADIO
APPLICATIONS FULY PROGRAMMABLE BY I2 C BUS INCLUDES AUDIOPROCESSOR, STEREO-
DECODER WITH NOISE BLAMKER AND
MULTIPATH DETECTOR SOFTMUTE FUNCTION PROGRAMMABLE ROLL-OFF
COMPENSATION NO EXTERNAL COMPONENTS
DESCRIPTION
The TDA7411 is the successor of the TDA7407 in
the CSP family introduced by the TDA7460/61. It
uses the same innovative concepts and design
technologies allowing fully software programma-
bility through I2 C bus and overall cost optimization
for the system designer.
The device includes a three band audio processor
with extended configurable input and output stag-
es and absence of external components for filter
settings, a last generation stereo decoder with
multi path detector and a sophisticated stereo
blend, high cut control and noise cancellation cir-
cuitry.
Strength points of the CSP approach are flexibility
and overall cost/room saving in the application,
combined with high performances.
ADVANCED CAR SIGNAL PROCESSOR
BLOCK DIAGRAM
TDA7411
2/43
ABSOLUTE MAXIMUM RATINGS
SUPPLY
ESD
All pins are protected against ESD according to the MIL883 standard.
PIN CONNECTION (Top view)
THERMAL DATA
3/43
TDA7411
PIN DESCRIPTION
Pin type legenda: I = Input ; O = Output; I/O = Input/Output; S = Supply; nc = not connected.
TDA7411
4/43
AUDIO PROCESSOR PART
Input Multiplexer full differential stereo input configurable as quasi-differential input quasi differential auxiliary stereo input mini disk stereo input configurable as mono differential input compact disk stereo input mono differential navigation input AM mono input second multiplexer for sub channel output
Volume control 1dB attenuator Max. gain 15dB Max. attenuation 79dB
Bass Controlnd order frequency response Center frequency programmable in 4(5) steps DC gain programmable ±15 x 1dB steps
Mid Controlnd order frequency response Center frequency programmable in 4 steps Q-factor programmable in 2 steps ±15 x 1dB steps
Treble Controlnd order frequency response Center frequency programmable in 4 steps ±15 x 1dB steps
Speaker Control 6 independent speaker controls in 1dB steps max. gain 15dB max. attenuation 79dB implemented soft mute capability speaker input multiplexer
Mute Functions independent direct fast mute controlled by I2 C interface independent soft mute for Front L/R, Rear and Free controlled by I2 C interface digitally controlled soft mute with 4 programmable mute-times pin controlled soft mute
soft mute monitor function @ Mute pin
5/43
TDA7411
ELECTRICAL CHARACTERISTICS
(VS = 8V; Tamb = 25°C; RL = 10KΩ; all gains = 0dB; f = 1KHz; unless otherwise specified)
TDA7411
6/43
ELECTRICAL CHARACTERISTICS (continued)
(VS = 8V; Tamb = 25°C; RL = 10KΩ; all gains = 0dB; f = 1KHz; unless otherwise specified)
7/43
TDA7411
1) The SM and AFS pin are active low (Mute = 0)
2) See description of Audio processor Part section 1.8.
ELECTRICAL CHARACTERISTICS (continued)
(VS = 8V; Tamb = 25°C; RL = 10KΩ; all gains = 0dB; f = 1KHz; unless otherwise specified)
TDA7411
8/43
DESCRIPTION OF THE AUDIOPROCESSOR PART
Input Multiplexer CDCH full differential input configurable as quasi-differential input auxiliary quasi-differential input CD stereo MD stereo configurable as mono-differential phone input mono-differential NV input AM mono and stereo decoder input.
Figure 1. Input Selectors TDA7411
9/43
TDA7411
Input stages
In the basic configuration one full differential, one quasi-differential, two single ended stereo, one mono-
differential and two tuner (AM and MPX) inputs are available. In addition the ac coupling input Acin0 can
be used as single ended input for the input multiplexer.
The full-differential input can be switched into quasi-differential mode (see Fig. 2) and the MD single ended
input can be used as mono-differential input (see Fig.1).
Figure 2. Full differential input
AutoZero
In order to reduce the number of pins there is no AC coupling between the In-Gain and the following stage,
so that any offset generated by or before the In-Gain-stage would be transferred or even amplified to the
output. To avoid that effect a special Offset-cancellation-stage called AutoZero is implemented. This stage
is located after the In-Gain-stage to eliminate all offsets generated by the stereo decoder, the Input-Stages
and the In-Gain (Please notice that externally generated offsets, e.g. generated through the leakage cur-
rent of the coupling capacitors, are not canceled).
The auto-zeroing is started every time the DATA-BYTE 0 is selected and takes a time of max. 0.3ms. To
avoid audible clicks the audio processor is muted before the tone control stage during this time.
AutoZero-Remain
In some cases, for example if the μP is executing a refresh cycle of the IIC-Bus-programming, it is not
useful to start a new AutoZero action because no new source is selected and an undesired mute would
appear at the outputs. For such applications the TDA7411 could be switched in the AutoZero-Remain-
Mode (Bit 6 of the sub address byte). If this bit is set to high, the DATABYTE 0 could be loaded without
invoking the AutoZero and the old adjustment-value remains.
Sub Channel Multiplexer
All input stages are available as source in the sub channel multiplexer. The selected source is buffered
and available at the pins SubR, SubL.
TDA7411
10/43
Mute Capability of Audio Processor
The main channel and the sub channel of the TDA7411 can be muted after the Source selectors. This
mute (no soft mute!) must be started by I2 C bus.
The digitally controlled SoftMute stages are placed in the speaker and allow muting/demuting of the signal
with an I2 C-bus programmable slope. The mute process can either be activated by the SoftMute pin or by
the I2 C-bus. The slope is realized in a special S-shaped curve to mute slowly in the critical regions (see
Figure 3).
Figure 3. Soft mute-Timing
Note: Please notice that a started Mute-action is always terminated and could not be interrupted by a
change of the mute -signal.
Using the IIC bus control the soft mute can be activated independently for FrontL, FrontR, Rear and Free.
For timing purposes the Bit 3 of the I2C-bus output register is set to 1 as soon as the soft mute of any
speaker is started until the end of demuting of all speakers. The Mute pin is able to work as monitor for
the same signal. The standard function of the pin is not influenced by the monitor function.
11/43
TDA7411
Bass
There are four parameters programmable in the bass stage:
Attenuation
Figure 4 shows the attenuation as a function of frequency at a center frequency of 80Hz.
Figure 4. Bass Control @ fC = 80Hz, Q = 1
Figure 5 shows the four possible center frequencies 60, 70, 80 and 100Hz.
Figure 5.
TDA7411
12/43
Quality Factors
Figure 6 shows the four possible quality factors 1, 1.25, 1.5 and 2.
Figure 6. Bass Quality factors @ Gain = 14dB, fC = 80Hz
In this mode the DC-gain is increased by 5.1dB. In addition the programmed center frequency and quality
factor is decreased by 25%, which can be used to reach alternative center frequencies or quality factors.
Figure 7. Bass normal and DC Mode @ Gain = 14dB, fC = 80Hz
Note: In general the center frequency, Q and DC-mode can be set independently. The exception from this
rule is the mode (5/xx1111xx) where the center frequency is set to 150Hz instead of 100Hz.
13/43
TDA7411
MID
There are 3 parameters programmable in the mid stage:
Attenuation
Figure 8 shows the attenuation as a function of frequency at a center frequency of 1kHz.
Figure 8. Mid Control @ fC = 1kHz, Q = 1
Center Frequency
Figure 9 shows the four possible center frequencies 500Hz, 1kHz, 1.5kHz and 2kHz.
Figure 9.
TDA7411
14/43
Quality Factor
Figure 10 shows the two possible quality factors 1 and 2 at a center frequency of 1kHz.
Figure 10. Mid Q-factor @ fC = 1kHz, Gain=14dB
TREBLE
There are two parameters programmable in the treble stage:
Attenuation
Figure 11 shows the attenuation as a function of frequency at a center frequency of 17.5kHz.
Figure 11. Treble Control @ fC = 17.5kHz
15/43
TDA7411
Center Frequency
Figure 12 shows the four possible center frequencies 10k, 12.5k, 15k and 17.5kHz.
Figure 12. Treble Center Frequencies @ Gain = 14dB
Speaker Coupling
In some applications additional signal manipulations are desired, for example surround-sound or more-
band-equalizing. For this purpose an AC-Coupling with four different AC-Coupling inputs is placed before
the speaker-attenuators.
The input-impedance of the AC-Inputs is always 50kΩ with exception of AC input ACin1, which has pro-
grammable input impedance. For ACin3 exists an internal mixing stage and an internal mono low pass
filter, which is available as input only for the speaker FreeL/R.
There are two possibilities for internal DC Coupling: main channel after the bass filter main channel after the middle filter (same as at ACout pin)
The I2 C bus programming tables shows the possible speaker sources.
TDA7411
16/43
Low Pass Filter
Figure 13 shows the five possible corner frequencies of the low pass filter:
Figure 13. Low Pass Corner Frequencies
Anti-Radiation-Filter
An Anti-Radiation-Filter is implemented to suppress the radiation at the SC-clock-frequency and its har-
monics. This radiation is only present if the stereo decoder is selected and/or SC-Filters are active
(<>0dB). If not, the filter can be switched off in order to optimize the noise-performance.
Speaker Attenuator
The speaker-attenuators have exactly the same control range like the Volume-stage. Every stereo speak-
er stage has an implemented independently I2 C controlled and Mute pin controlled SoftMute stage (see
section mute capability of AP).
17/43
TDA7411
STEREODECODER PART
Features: no external components necessary PLL with adjustment free, fully integrated VCO automatic pilot dependent MONO/STEREO switching very high suppression of intermodulation and interference programmable Roll-Off compensation dedicated RDS-Soft mute High cut- and Stereo blend-characteristics programmable in a wide range internal Noise blanker with several threshold controls alternative frequency search function Multipath-detector with programmable internal/external influence2 C-bus control of all necessary functions
ELECTRICAL CHARACTERISTICS
(VS = 8V; deemphasis time constant = 50μs,VMPX = 500mV(75KHz deviation), fm= 1KHz, Gv = 6dB,
Tamb = 27°C; unless otherwise specified)
TDA7411
18/43
Notes to the characteristics:
1. Intermodulation Suppression:
; fs = (2 x 10kHz) - 19kHz
; fs = (3 x 13kHz) - 38kHz
measured with: 91% pilot signal; fm = 10kHz or 13kHz.
2. Traffic Radio (V.F.) Suppression: measured with: 91% stereo signal; 9% pilot signal; fm=1kHz; 5% sub-
ELECTRICAL CHARACTERISTICS (continued)
(VS = 8V; deemphasis time constant = 50μs,VMPX = 500mV(75KHz deviation), fm= 1KHz, Gv = 6dB,
Tamb = 27°C; unless otherwise specified) V Osignal() at1kHz()O spurious() at1kHz() --------------- --------------- ----------------------= V Osignal() at1kHz()O spurious() at1kHz() --------------- --------------- ----------------------=
19/43
TDA7411
carrier (f = 57kHz, fm = 23Hz AM, m = 60%)
3. SCA ( Subsidiary Communications Authorization ) measured with: 81% mono signal; 9% pilot signal;
fm = 1kHz; 10%SCA - subcarrier ( fs = 67kHz, unmodulated ).
; Fs =(2 x 38kHz) - 67kHz
4. ACI ( Adjacent Channel Interference ):
; Fs = 110kHz - (3 x 38kHz)
; Fs = 186kHz - (5 x 38kHz)
measured with: 90% mono signal; 9% pilot signal; fm =1kHz; 1% spurious signal( fs = 110kHz or 186kHz,
unmodulated).
NOISE BLANKER PART
Features: internal 2nd order 140kHz high-pass filter programmable trigger threshold trigger threshold dependent on high frequency noise with programmable gain additional circuits for deviation- and fieldstrength-dependent trigger adjustment very low offset current during hold time due to opamps with MOS inputs 4 selectable pulse suppression times programmable noise rectifier charge/discharge current
ELECTRICAL CHARACTERISTICS (continued)
α57 V.W > F.() VO signal() at1kHz() Ospurious() at1kHz 23kHz± ()
-------- --------------- --------------- --------------- ---------------------=
α67 VO signal() at1kHz()O spurious() at9kHz()
---- --------------- --------------- --------------------=
α114 VO signal() at1kHz() Ospurious() at4kHz()
------ --------------- ---------------------------------=
α114 VO signal() at1kHz() Ospurious() at4kHz()
------ --------------- ---------------------------------=
TDA7411
20/43
(c) = by design/characterization functionally guaranteed through dedicated test mode structure
0) All Thresholds are measured using a pulse with TR =2μs, THIGH = 2μs and TF = 10μs. The repetition rate must not increase the PEAK
voltage.
Figure 14. Timing
1) NBT represents the Noiseblanker Byte bits D2, D0 for the noise blanker trigger threshold
2) NAT represents the Noiseblanker Byte bit pair D4, D3 for the noise controlled triggeradjustment
3) OVD represents the Noiseblanker Byte bit pair D7, D6 for the over deviation detector
4) FSC represents the Fieldstrength Byte bit pair D1, D0 for the fieldstrength control
5) BLT represents the Speaker RR Byte bit pair D7, D6 for the blanktime adjustment
6) NRD represents the Configuration-Byte bit pair D1, D0 for the noise rectifier discharge-adjustment
7) PCH represents the Stereodecoder-Byte bit D5 for the noise rectifier charge-current adjustment
8) MPNB represents the HighCut-Byte bit D7 and the Fieldstrength-Byte D7 for the noise rectifier multipath adjustment
ELECTRICAL CHARACTERISTICS (continued)
21/43
TDA7411
Figure 15. Trigger Threshold vs. VPEAK
Figure 16. Deviation Controlled Trigger Adjustment
Figure 17. Field strength Controlled Trigger Adjustment
TDA7411
22/43
MULTIPATH DETECTOR
Features: internal 19kHz band-pass filter programmable band-pass and rectifier gain two pin solution fully independent usable for external programming selectable internal influence on Stereoblend
ELECTRICAL CHARACTERISTICS (continued)
QUALITY DETECTOR
ELECTRICAL CHARACTERISTICS (continued)

Partno	Mfg	Dc	Qty	Available	Descript
TDA7411	ST	N/a	173	avai	ADVANCED CAR SIGNAL PROCESSOR
TDA7411TR	STM	N/a	7739	avai	ADVANCED CAR SIGNAL PROCESSOR