TD6380N ,FREQUENCY SYNTHESIZER FOR TV/CATV
TD6380N ,FREQUENCY SYNTHESIZER FOR TV/CATV
TD7101F ,ELC Prescaler For Digital Synthesized TunerBlock Diagram (Note) This device is vulnerable to surge voltage. Take it into account when ..
TD7104F ,ECL Prescaler For Digital Synthesized TunerFeatures Maximum operating frequency 1GHz. (at 1 / 8 dividign mode) Dividing ratios of 1 / 8, ..
TD74BC541F ,Octal Bus Buffer with 3-State Outputs (Non-Inverted)Features TD74BC541F High-speed operation ...... t = 4.8 ns (typ.) pd Symmetrical output imped ..
TD74BC574F ,Octal D-Type Flip-Flop with 3-State Outputs (Non-Inverted)Absolute Maximum Ratings Characteristics Symbol Rating Unit Power supply voltage V 0.5 to 7.0 V ..
TE28F160B3T120 , SMART 3 ADVANCED BOOT BLOCK WORD-WIDE
TE28F160B3T120 , SMART 3 ADVANCED BOOT BLOCK WORD-WIDE
TE28F160B3T150 , SMART 3 ADVANCED BOOT BLOCK WORD-WIDE
TE28F160B3TA110 , SMART 3 ADVANCED BOOT BLOCK 4-, 8-, 16-, 32-MBIT FLASH MEMORY FAMILY
TE28F160B3TA110 , SMART 3 ADVANCED BOOT BLOCK 4-, 8-, 16-, 32-MBIT FLASH MEMORY FAMILY
TE28F160B3TA110 , SMART 3 ADVANCED BOOT BLOCK 4-, 8-, 16-, 32-MBIT FLASH MEMORY FAMILY
TD6380N
FREQUENCY SYNTHESIZER FOR TV/CATV
TOSHIBA TD6380,81,82P/N/Z
TOSHIBA BIPOLAR DIGITAL INTEGRATED CIRCUIT SILICON MONOLITHIC
TD6380P, TD6380N, TD63802, TD6381P, TD6381N, TD6381Z,
TD6382P, TD6382N, TD63822
FREQUENCY SYNTHESIZER FOR TV/CATV
A series of TD6380--6382 are a single-chip frequency TD6380P
synthesizer IC, which can configure high-performance $232;
frequency synthesizer systems in combination with a 4bit
,uCPU controller.
This IC integrates high input sensitivity ECL prescaler, IZL
programmable counter, PLL logic and bandswitch drive
decoder in a small package.
DlP20-P-300-2.54A
FEATURES TD6380N
TD6381N
It High input sensitivity TD6382N
fin=80--100MHz : -20dBmW (son) (Min.) r-Cr"
fin=0.1--1GHz : -27dBmW (500) (Min.) Q;
fin=1--1.2GHz : -17dBmW (500) (Min.) (TD6381 only)
It Simple control bus : 18/19bit serial input
0 5V single power supply operation
SDIP20-P-300-1.78
o Bandswitch driver : 4 channels TD638OZ
TD6381Z
o The frequency step will be as follows : TD63822
MAX. OPERATING
IC CRYSTAL STEP FREQUENCY
6380 4.0 MHz 62.5 kHz 1.0 GHz
6381 3.2 MHz 50 kHz 1.2 GHz
6382 4.0 MHz 31.25 kHz 1.0 GHz
SZIP21-P-0.89
(Note) Handle with care as this product is weak at Weight
DIP20-P-300-2.54A : 2.259 (Typ.)
SDIP20-P-300-1.78 : 1.029 (Typ.)
SZIP21-P-0.89 , I.00g (Typ.)
surge voltage.
1 2001-06-25
SZ'QO'lOOZ
1IGSL 1 285901
1|86l. 1 L889C|1
1|88L 1 088901 >.<
1fldan (1ZI)
dwnd aDHVHJ CIND
(1'7) (23
dWfld 398VH3
NOI13313C| 3SVHd
831N003 1|80L/ 6
NOI1VT|DSO
6L/8L*
83A|8C| HD1IMSGNV8
831S|D38 13|HS
HD1V‘I V1VG
1|86l/ 8L >.<
83|3|1dWV38d [—
318VN3
l 1531
3N1€lu!d
Ll81>2<
831Nn03/‘IO81N03
831N {103 MOTIVMS
831Nn03 NIVW
1|80L/6
1|86l. 1 28E9C11
1|86l. 1 L889C|1
1188!, 1 085901
lnd1nO
dWfld 3D8VH3
6D (6)
dWfld 398VH3
('lzl)
831N003 1|80L/ 6
NOI1V'I'IDSO
NOI13313C| asVHd 6l/8L*
HDLV‘I ViVG
1|86l/ 8L >:<
83|3|'|dWV38d [—
83A|8C| H31IMSC|NV8
L LL @
831S|D38 13|HS
1|861/8l >.<
8H — €£IL'ZE/L
Z 1531
1ndiflO
Z L889Cl1
318VN3
l 1531
831NflOD/‘IO81N03
831Nn03 MOTIVMS
831N003 NIVW
1|80L/6
1(1le (133) 338
:13 ONE) an
CINVEI
CINVEI
Z/N/dZ8' 181088901
ESI L 'ZE/ L
Z 1831
1fld1r10
N/dZ889CI1
N/dL8E9CI1
N/d08€9C|1
WV89VIC| )DO'IS
VEIHSOJ.
TOSHIBA TD6380,81,82P/N/Z
TERMINAL FUNCTION (The pin no is indicated in the case of P-package.)
my PIN NAME FUNCTION INTERFACE CIRCUIT
Low level : this will be in
normal use operation mode
when connected to GND or Ir
open. In order to prevent a OD-
1 Test Pin 1 static breakdown, it will be
more effective to connect to lt
High level : this will be in test -
mode when connected to VCC-
This is an enable pulse input
terminal at normal use
operation.
This will be a test mode select 7:
terminal of test mode by Ci)-
2 Enable Input means of the pin1 mode select
pin. In order to prevent a static a;
breakdown, it will be effective
to connect in series a resistor A
of about 1k0. The pins3 and 4
below are the same as this pin.
This is a data input terminal in
normal mode. In test mode 1
or 2, this will be a main
counter output terminal.
3 Data Input In test mode 3, this can be an
external input terminal of
comparison signal of phase
comparator (a counter output
terminal in normal mode).
This is a clock pulse input
terminal in normal mode.
In test mode 1 or 2, this will
be an output terminal of
4 Clock Input reference signal whose crystal
oscillator is divided by 29 or 210.
In test mode 3, this can be an
input terminal of external
reference signal.
This is logic circuit power
. supply.
5 Logic VCC Connect a bypass capacitor -
between this pin and pin 8.
IZL Vcc
h, Vcc
3 2001-06-25
TOSHIBA
TD6380,81,82P/N/Z
PIN NAME
FUNCTION
INTERFACE CIRCUIT
Crystal Oscillation
This is a crystal oscillation
terminal to make the reference
signal. Make sure to use the
logic GND of pin 8 as this
oscillates in a big amplitude
(about 800mup-p).
-f?Lucc
Fre,, E S'
G) m LO
-—i<—1
Logic GND
This is used for crystal oscillator
GND as is logic GND. Never
wire this pin close to the high
frequency GND of pin 16.
Frequency phase
Comparator
Output
In normal use, this compares a
high frequency wave input
with frequency data and feeds
back its difference by means of
the supply pump.
Bandswitch
This can make the 4 band
switching operate
independently.
The external driver can freely
be operated anywhere between
1~4 pins. Connect an unused
pin to the bandswitch power
supply.
11--14 5V
Reference bias by
RF Input
This is an input terminal of
local oscillation of tuner.
In order to prevent disturbance
or unwanted resonance, use
the pattern of short distance or
lead wire for pin 15.
Also, connect a bypass
capacitor to pin 16 for pin 17 as
High Frequency
This is mainly used for a bypass
capacitor of pins 17 and 18 as
is high frequency GND. Also
the pattern should be laid out
so as to be separated from the
logic GND of pin 8.
TOSHIBA TD6380,81,82P/N/Z
m“ PIN NAME FUNCTION INTERFACE CIRCUIT
This is high frequency circuit
18 High Frequency power supply. Connect a bypass -
VCC capacitor between this pin and
pin 8.
This is used only when in test ECLVCC
mode 2. This terminal is
possible to be input to the
main counter without passing cis",
through a 1/8 prescaler. Leave
this pin open in normal use.
19 Test Pin 2
In normal use, a pull up
resistor should be connected to
VCC- It will be low level only ECLVcc
when PLL is locked. I
In test mode, this will be a test
20 Lo-ck Output 1 or 2 select terminal and in (io) c-lic-t
mode 3, this will be a 256
divided output terminal of high
frequency input.
This is used for measuring the
input sensitivity of a prescaler.
OPERATION WHEN IN TEST MODE
If the test 1 pin (pin 1) is set to high level, this will be in test mode.
There are three kinds of test modes as follows :
(1) Mode 1, Mode 2
In mode 1 and 2, a test to inspect the PLL lock condition is executed. After inputting data to the
main counter and swallow counter by means of the method indicated in the diagram 2, the test 1
terminal (pin 1) will be set to high level while the enable terminal (pin 2) is held to low level. In
this condition, a comparating frequency signal is output to the clock terminal (pin 4) and main
counter division signal to the data terminal (pin 3).
The method of inputting to a divider has two kinds : mode 1 and mode 2.
Mode 1. This is the method of inputting from the RF input terminal (pin 15) by setting the lock
terminal (pin 20) to high level. The lock condition in normal use operation can be
inspected using this method.
Mode 2. This is the method of directly inputting to a 1/32 and 1/33 divider from the test 2
terminal (pin 19) without passing through a 1/8 prescaler by setting the lock terminal
(pin 20) to low level.
The input level should be indicated in the diagram 3.
5 2001-06-25
TOSHIBA
(2) Mode 3
TD6380,81,82P/N/Z
In mode 3, a prescaler, phase comparator, and charge pump will be tested.
If both test 1 terminal (pin 1) and enable terminal (pin 2) are set to high level, these will be in
mode 3. The clock terminal (pin 4) is a comparison reference frequency signal input of phase
comparator, the data terminal (pin 3) is the comparated frequency signal input, and the lock
terminal (pin 20) is a prescaler output (the fixed dividing ratio of 1/256).
The output polarity of phase comparator is as follows :
INPUT FREQUENCY
CHARGE PUMP OUTPUT PIN (Pin 9)
Input frequency>Programmed frequency High level
Input frequency
TEST MODE
PIN NAME NORMAL MODE 1 MODE 2 MODE 3
Test 1 (pin 1) L H H H
Enable (pin 2) Enable L L H
. - H L 1/256 output
Lock (pin 20) Lock (pin 15 input) (pin 19 input) (pin 15 input)
Comparison Comparison
reference signal reference signal P D
. . output output . . .
Clock (pin 4) Clock input 80 : 7.8125kHz 80 : 7.8125kHz Refere2cit5|gnal
81 : 6.25kH2 81 : 6.25kHz p
82 : 3.90625kHz 82 : 3.90625kHz
. . P.D.
Data (pin 3) Data input Main counter Main counter Comparison signal
output output .
Test 2 (pin 19) Inhibit Inhibit Divider input Inhibit
RF input (pin 15) RF input RF input Inhibit RF input
THE METHOD OF INPUTTING DATA
The method of inputting data will be indicated in the diagram 1.
6 2001-06-25
TOSHIBA TD6380,81,82P/N/Z
LOCK FREQUENCY CALCULATION METHOD
The lock frequency can be calculated in the following formula :
fosc =frx8x(32M +5)
fOSC : The oscillation frequency of VCO (the input frequency of a prescaler)
fr : Reference frequency ; it will be 1/29 (210) of the oscillation frequency of a crystal
oscillator.
M : Preset value of Main counter , The 10 (9) bits between MSB to MSB-10 (9).
Input 32S MS 511 or 1023 value in binary.
S : Preset value of Swallow counter ; The 5 bits between MSB-IO (9) to LSB.
Input os ss 31 value in binary.
TD6380 TD6381 TD6382
Programmable 14bit 15bit 15bit
Counter Main M 9bit 10bit 10bit
Swallow S 5bit Sbit Sbit
Reference Frequency fr 7.8125kHz 6.25kHz 3.90625kHz
(4.0MHz/29) (3.2MHz/29) (4.0MHz/210)
Frequency Step 62.5kHz 50kHz 31.25kH2
For example, when fosc=801MHz is received at the reference frequency of 7.8125kHz (TD6380),
801 x103 =7.8125x8x(32M +S)
32M +S= 12816
M = 400 (10) = 110010000 (2)
S= 16(10): 10000 (2)
Further, if the band "4" is sed, the received data will be as follows :
BAND MAIN COUNTER SWALLOW
COUNTER
7 2001-06-25
TOSHIBA TD6380,81,82P/N/Z
DIAGRAM 1. Normal use
ABIT 9 /1OBIT SBIT INVALID
INVALID DATA I BANDSWITCH DATA I MAIN COUNTER I SWALLOW COUNTER I DATA
BAND MSB-S MSB-9
l 4 3 2 1 MSB MSB-1 MSB-9 MSB-10 LSB
ccocKJllllllllllllllllr,lllllllllllllllllllL
ENABLE I I
DIAGRAM 2. Test mode (Mode l, 2)
m:><:><:xj xxx
CLOCK II n n tt n n ll I REFERENCE SIGNAL OUTPUT
ENABLE I " I i
MAIN COUNTER OUTPUT
TEST 1
DIAGRAM 3. 1/32, 1/33 input level
Vcc (5V)
VCC - 0.7V
_||_||_||_
MAXIMUM RATINGS (Ta = 25°C)
Vcc - l AV
CHARACTERISTIC SYMBOL RATING UNIT
Supply Voltage VCC 6.5 V
ECL Input Voltage Vin1 2.0 I/p-p
Logic Input Voltage Vin2 -ihr-vcc V
Power Dissipation PD (Note 1) W
Operating Temperature Top, - 20--75 "C
Storage Temperature Tstg - 55-150 °C
(Note 1) P-type .' 1.4W, N-type : 1.2W, Z-type : 890mW
(Note 2) When using the device at above Ta=25°C, decrease the power dissipation by 11.2mW
for P-type and 9.5mW for N-type for each increase of 1°C.
(Note 3) Handle with care as this product is weak at surge voltage.
8 2001-06-25
TOSHIBA
TD6380,81,82P/N/Z
RECOMMENDED SUPPLY VOLTAGE
(The pin no. is indicated in the case of P-package.)
KILL“ PIN NAME MIN. TYP. MAX. UNIT
5 ECL Vcc 4.5 5 5.5 V
ELECTRICAL CHARACTERISTICS (Vcc = 5V, Ta = 25°C)
CHARACTERISTIC SYMBOL CIR- TEST CONDITION MIN. TYP. MAX. UNIT
(ECL) 'CC1 - 14 4O 66
Supply Current (12L) lCC2 - 6 13 20 mA
Bandswitch Max. Voltage VB MAX. - Band I--4 12 - 15
v15 - - 1.7 2.0 2.3
DC Voltage v17 - - 1.7 2.0 2.3
DC Current High Level IIH - Vin =5V (Note 1) - 180 300 pA
"H" Level VIH - 3.0 - -
Input Voltage "L" Level VIL - (Note 1) - - 0.8 V
"H" Level VOH 1 3.8 - -
Input Voltage "L" Level VOL 1 (Note 2) - - 0.5 V
N/F Leak Current IL - (Note 3) -0.2 - 0.2 pA
. . . vim 3 fin=80-100MHz -20 - 3 dBmW
RF Input Sensitivity Vin2 3 fin =100-1000MHz -27 - 3 (500)
Vin3 3 fin=1~1.ZGHz -17 - 3
Setup Time Ts - 2 - -
Enable Hold Time TsL - 2 - -
Enable Inhibit Time TNE - 6 - -
Clock Inhibit Time TNC - Data timing chart 6 - - ps
Clock Width Tc - 2 - -
Enable Setup Time TL - 10 - -
Data Hold Time TH - 2 - -
(Note 1) TEST1, Enable, Clock, Lock : applied to input mode.
(Note 2) Data, Clock, Lock .' applied to output mode.
(Note 3) Pin 10 : 2.1V, Pin9 : Open
TEST CIRCUIT 1
Test Mode (The pin no. is indicated in the case of P-package.)
Vcc (5V)
PIN? PIN4 PIN20
9 2001-06-25
TOSHIBA TD6380,81,82P/N/Z
TEST CIRCUIT 2
Supply test circuit
VCC (ECL) 5V
BANDSWITCH
12V DC.
(D (Q 18 17 16 15 14 13 12 11
) TD6380--82P/N
vcc=5v (12L)
>.< Crystal oscillator specification
TD6380 : 4.0MHz Serial resistance : Below 1000
TD6381 : 3.2MH2 Parallel capacitance : 16pFhlpF
TD6382 : 4.0MH2 Frequency tolerance : Within i 25ppm
Temperature tolerance: Within i 30ppm (Ta = - 20~75°C)
10 2001-06-25
TOSHIBA TD6380,81,82P/N/Z
TEST CIRCUIT 3
Input Sensitivity Test Circuit
RF INPUT
-3dB MATCHING PAD
Vcc=5V
I LL I LL
BANDSWITCH
12V DC.
17 16 15 14 13 12 11
) TD6380--82P/N
1/256 MONITOR
VCC = 5V
DATA TIMING CHART (Rising timing)
MSB MSB-l LSB+1 LSB
DATA x x Ct); ,
CLOCK = = tt = (c)
C TH TNC
ENABLE l
TL TSL TNE
11 2001-06-25
TOSHIBA TD6380,81,82P/N/Z
APPLICATION CIRCUIT EXAMPLE OF FREQUENCY SYNTHESIZER
TD6380--82P/N I H l
RN2005x4 V U
(B.R.T)
T06 D _rS)-a)
1: ) REFERENCE OSCILLATION 11 _rs)-(ii)
lo D--
33PF BANDSWITCH . B3
i'3i--ra,,S..ii.
PIN PROTECTION EE—jg 4 BAND
0.001PF TV/CATV TUNER
ENABLE D-iN-Ci) D-o'----(Ei
LOCAK INPUT (
Cir,,-,,,,
0.001/1F
DATA D-C-r/fe-ti) DATA C
IO-n- AFT
I ", 0-22/‘F39k0
CLOCK D-cl-clk/l-a
J ly 00-4-7 F cl C?,
- - CHARGE - /2 Ct
LOCK Cy-r-------!---' LOCK OUTPUT PUMP g di, AGC
I I '"
DEPENDS ON THE:
MICROCOMPUTER: lcc VCC TEST TEST
APPLICATION l I L ECL 1 2 RF AGC
18 8 1 19
:5.1kQ C) O _ 33V 0 +3
|--va-- . NC
u. u. +
1 I d,
12 2001-06-25
TOSHIBA TD6380,81,82P/N/Z
PACKAGE DIMENSIONS
DlP20-P-300-2.54A Unit : mm
0—01 5°
Y'"---''--'''-'''''',-?
25.1 MAX
24.6:02 d
3.13:0.3
0.51 MIN
0.87TYP . - . 0.5i0.1 RI
Weight : 2.25g (Typ.)
13 2001-06-25
TOSHIBA TD6380,81,82P/N/Z
PACKAGE DIMENSIONS
SDIP20-P-300-1.78 Unit : mm
i-l f-n l-l h r1 cn r1 r1 |_| |_] g
l-l L.,...) L_I L_l L_J L-J l_l Cl cl Cl r
t 19.1MAX =
18.6H).2 _
CM., mu
% P tl ti?,
co cu.
, q. m
In. , oi
1.299TYP _ "1.04.0.1 H 0.46i0.1 ©EiiiE
Weight : 1.02g (Typ.)
14 2001-06-25
TOSHIBA TD6380,81,82P/N/Z
PACKAGE DIMENSIONS
S2lP21-P-0.89 Unit : mm
/ _ V ./-
(ie 2ieel '___- 1
6 3:0 2
3 03MAX
- t] 03
. 0.45i0.1 T"'"
0 81TYP, Q "FWtj_.0tii) 0 25365
Weight : 1.009 (Typ.)
15 2001-06-25
TOSHIBA TD6380,81,82P/N/Z
RESTRICTIONS ON PRODUCT USE
000707EBA
OTOSHIBA is continually working to improve the quality and reliability of its products.
Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent
electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer,
when utilizing TOSHIBA products, to comply with the standards of safety in making a safe
design for the entire system, and to avoid situations in which a malfunction or failure of such
TOSHIBA products could cause loss of human life, bodily injury or damage to property.
In developing your designs, please ensure that TOSHIBA products are used within specified
operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please
keep in mind the precautions and conditions set forth in the "Handling Guide for
Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc..
OThe TOSHIBA products listed in this document are intended for usage in general electronics
applications (computer, personal equipment, office equipment, measuring equipment, industrial
robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor
warranted for usage in equipment that requires extraordinarily high quality and/or reliability or
a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended
Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship
instruments, transportation instruments, traffic signal instruments, combustion control
instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA
products listed in this document shall be made at the customer's own risk.
0 The products described in this document are subject to the foreign exchange and foreign trade
OThe information contained herein is presented only as a guide for the applications of our
products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of
intellectual property or other rights of the third parties which may result from its use. No
license is granted by implication or otherwise under any intellectual property or other rights of
TOSHIBA CORPORATION or others.
0 The information contained herein is subject to change without notice.
16 2001-06-25
:
www.loq.com
.
