TC9456F ,SINGLE CHIP SURROUND LSI WITH A BUILT-IN SRSTC9456FT(‘QAEEFSINGLE CHIP SURROUND LSI WITH A BUILT-IN SRSTC9456F is single chip Surround LSI with ..
TC9459F ,ELECTRONIC VOLUME CONTROLTC9459N/FT(‘QAEQN T(‘QAEQF"it'-""--""' qNIIt'ttilI"W-ttilIqThe TC9459N, TC9459F are electronic volu ..
TC9459N ,ELECTRONIC VOLUME CONTROLTC9459N/FT(‘QAEQN T(‘QAEQF"it'-""--""' qNIIt'ttilI"W-ttilIqThe TC9459N, TC9459F are electronic volu ..
TC9462F ,Digital Servo Single Chip ProcessorTC9462F TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC9462F Digital Servo Single ..
TC9462F. ,Digital Servo Single Chip ProcessorFunctional Description Remarks 1 TEST0 I Test mode terminal. Normally, keep at open. With pull-up r ..
TC9464FN ,SUMM-DELTA MODULATION DA CONVERTER WITH BUILT-IN 8 TIMES OVERSAMPLING DIGITAL/ANALOG FILTERFEATURESO Built-in 8 times oversampling digital filterSStN92a-P-qM-t1 GSA0 Built-in digital de-emph ..
TDA7563A ,Intelligent high efficiency (class SB) quad BTL output with full I2C diagnostics (turn on, permanent, ac) and stand-by/mute inputBlock diagram . . . . 5Figure 2. Application circuit . 5Figure 3. Pin connections - F ..
TDA7563B ,Intelligent high efficiency (class SB) quad BTL output with full I2C diagnostics (turn on, permanent, ac) and stand-by/mute inputfeatures, its superior efficiency and AC load detection)performance coming from the internal exclus ..
TDA7563BPD ,Intelligent high efficiency (class SB) quad BTL output with full I2C diagnostics (turn on, permanent, ac) and stand-by/mute inputfunctional description . . . . 144.1 Turn-on diagnostic . . 144.2 Permanent diagnostics ..
TDA7563PD ,MULTIFUNCTION QUAD POWER AMPLIFIER WITH BUILT-IN DIAGNOSTICS FEATURESFEATURESFigure 1. Package■ MULTIPOWER BCD TECHNOLOGY■ MOSFET OUTPUT POWER STAGE■ DMOS POWER OUTPUT■ ..
TDA7563PDTR ,MULTIFUNCTION QUAD POWER AMPLIFIER WITH BUILT-IN DIAGNOSTICS FEATURESElectrical Characteristics (Refer to the test circuit, V = 14.4V; R = 4Ω ; f = 1KHz; G = 30dB; T = ..
TDA7564 ,MULTIFUNCTION QUAD POWER AMPLIFIER WITH BUILT-IN DIAGNOSTICS FEATURESELECTRICAL CHARACTERISTICS (Refer to the test circuit, V = 14.4V; R = 4Ω; f = 1KHz; T = 25°C; unles ..
TC9456F
SINGLE CHIP SURROUND LSI WITH A BUILT-IN SRS
TOSHIBA
TC9456F
TENTATIVE TOSHIBA CMOS DIGITAL INTEGRATED CIRCUIT SILICON MONOLITHIC
TC9456F
SINGLE CHIP SURROUND LSI WITH A BUILT-IN SRS
TC9456F is single chip Surround LSI with a built-in SRS for
portable equipment, Mini compo.
As built-in ADC/DAC, Surround, Digital equalizer, bass
boost and SRS of 3D sound reproduction technology, this
IC constructs DSP function.
FEATURES
0 Built-in 3channel AD converter.
THD : -65dB S/N : 78dB (typ.)
Built-in Ope Amp for Pre-filter.
o Built-in 2channel DA converter.
THD : -85dB S/N : 93dB (typ.)
Built-in 3rd Analog filter.
It Input : 3 Analog channel, 1 Digital stereo port.
QFP44-P-1414-0.80D
Weight : 1.07g (Typ.)
Digital Input format : MSB first 16, 18, 20bit effective data before change point of LRCK or ps.
It Output .' 2 Analog Output/l Digital stereo port.
Digital Output format .' MSB first 16, 20bit effective data before change point of LRCK or PS.
o Built-in 64Kbit delay RAM.
O"The word 'SRS' and the SRS symbol (0) are registered trademarks of SRS Labs, Inc"
O"|ncorporates the SRS (Sound Retrieval System) under license from SRS Labs, Inc."
OThe Sound Retrieval System (SRS) technology rights incorporated in the TC9456F are owned by SRS Labs,a US
Corporation and licensed to Toshiba Semiconductor. The SRS technology is protected under United States Patent Nos.
4,748,669 and 4,841,572 with numerous additional issued and pending foreign patents. The trademarks "SRS" and the
SRS symbol are registered in the United States and selected foreign countries.
Oln order to purchase and implement the TC9456F, all customers must enter into a license agreement directly with SRS
Labs for payment of royalties and to ensure proper trademark usage. Neither the purchase bf the TC9456F, nor the
corresponding sale of audio enhancement equipment conveys the right to sell commercialized recordings made with
the SRS technology.
2001 -06-1 9
TOSHIBA TC9456F
o DSP function
. SRS : Eliminate existing sweet spot and restore spatial information, direction cues and other sonic
nuance which are either missing or altered during and playback process.
Correspondence only for fs=44.1kHz with SRS.
. Surround : Real Surround to use delay, simulate sound field of Hole, Church,
Stadium and etc.
. Bass boost : Dynamic Surround to respond an input
. 3 Band Parametric Equalizer : Equalizer of a high precision of 18bit coefficient
0 Package is QFP 44pins.
2 2001-06-19
2001 -06-1 9
BLOCK DIAGRAM [APPLICATION CIRCUIT
T'Azons
MIC amplifier
LINE R—ch IN AIR
v.2 n. 2
é 1 .e 1 v
M' THRU "
.c ,1 1' f
3—41—{4
Analog input LINE L—ch IN AIL
Tape. Tuncr. 5
LD (FM). etc
MICOM IIF
Delay RAM J
VRAZ I
Mic THRU ©———l 1
L—ch OUT
Timing Gene.
Ttttl ND
MY I u
(ti. Ttrm
CD, LD. MD, etc
Processol
Analog OUTPUT
R-ch OUT
TC9456F - 3
256/384
Digital Output
Another
DSP, DAC, etc
TOSHIBA
TC9456F
TOSHIBA TC9456F
TERMINAL DESCRIPTION
No. TERMINAL IO FUNCTION REMARK
1 VDA1 - ADC Voltage supply terminal.
2 MICI I MIC LPF input terminal.
3 LPFO1 O MIC LPF output terminal.
4 VRA1 - ADC reference voltage terminal.
5 AIL I LPF input terminal for L-ch Line input.
6 LPF02 O LPF output terminal for L-ch Line input.
7 VRA2 - ADC reference voltage terminal.
8 AIR I LPF input terminal for R-ch Line input.
9 LPFO3 O LPF output terminal for L-ch Line input.
10 GNDA1 - ADC GND terminal.
11 LI I L-ch Analog additional input terminal.
(When not using : OPEN)
12 L2 0 L-ch Digital input 0 detect terminal.
13 GNDA2 - DAC GND terminal.
14 AOL O L-ch DAC output terminal.
15 VR2 - DAC reference voltage terminal.
16 AOR O R-ch DAC output terminal.
17 VDA2 - DAC voltage supply terminal.
18 R2 0 R-ch Digital input 0 detect terminal.
19 RI I R-ch Analog additional input terminal.
(When not using : OPEN)
20 VDX - Crystal oscillator voltage supply terminal.
21 XI I Crystal oscillator connection terminal.
(256, 384, 512, 768fs)
22 XO 0 Crystal oscillator connection terminal.
23 GNDX - Crystal oscillator GND terminal.
24 VDD1 - Digital voltage supply terminal.
Master clock select terminal.
25 CKS I CH'' : 256/384fs, "L" : 512/768fs)
26 MCK2 O 1/2 divider clock output terminal.
27 MCK1 O Oscillator clock output terminal.
28 SDO 0 Digital Audio Data output terminal.
29 BCKO 0 Bit clock output terminal.
30 LRCKO 0 Channel clock output terminal.
31 SDI I Digital Audio Data input terminal.
32 BCKI I Bit clock input terminal.
33 LRCKI I Channel clock input terminal.
34 GNDD - Digital GND terminal.
35 RESET I Reset terminal. ("L" Reset active) pull-up resister
36 IFD I p-COM I/F data input terminal.
37 IFS I p-COM l/F data shift clock input terminal.
38 IFL I p-COM l/F latch pulse input terminal.
2001 -06-1 9
TOSHIBA TC9456F
No. TERMINAL I/O FUNCTION REMARK
De-emphasis filter setting terminal.
39 EMP I ("H" : De-emphasis filter ON)
40 EXTO O Extend output terminal.
41 TEST I Test terminal. Usually "H" pull-up resister
42 VDD2 - Digital Voltage supply terminal.
43 VDL - Digital Voltage supply terminal for DRAM.
44 GNDL - Digital GND terminal for DRAM.
Block operating description
l. Operating Clock
Master clock (Input or oscillating XI terminal) is 768/512/384/256fs. These mode are selected by
CKS terminal, and 256fs or 384fs, 768fs or 512fs select is auto detect by this IC.
But following internal synchronize mode can not use 384/768fs, can only use 256/512fs.
And DSP calculate steps don't concern master clock, but DA converter operating clock change by
master clock. DAC is Z-A modulation method and operates oversampling, If 256fs is selected,
Oversampling ratio is 128fs and so became worse S/N, THD+N.
Table.1-1 Master clock select and DAC oversampling ratio.
CKS MASTER CLOCK DAC OVERSAMPLING RATIO
L 768fs 192fs
512fs 256fs
H 384fs 192fs
256fs 128fs
2. Digital Audio Input/Output
Synchronize mode
Data input/output Bit clock is selected internal synchronize or external synchronize by
"SYNM1", "SYNM2". (p-COM l/F bit)
Table.2-1-1 Synchronize mode and Input/Output Bit clock.
SYNM2 SYNM1 SYNCHRONIZE BCKI BCKO
O 0 internal (*) 64fs (**)
0 1 external 32fs BCKI
1 0 external 48fs BCKI
1 1 external 64fs BCKI
(*) Table 2-2-1 shown.
(**) Internal clock divider.
2001 -06-1 9
TOSHIBA
TC9456F
Input/Output channel clock (LRCKI, LRCKO) data is selected by p-COM I/F. (RLS bit)
Table.2-1-2 Channel clock
OPERATE
LRCKI, LRCKO : "H" Level, L-ch data input/output
LRCKI, LRCKO : "L" Level, L-ch data input/output
2.2 Data Input format
Data input format is Table.2-2-1 and Fig.1.
Selecting use IBIT1 and IBIT2. (p-COM I/F)
Table.2-2-1 Data input format
SYNM2 SYNM1 IBIT2 IBIT1 FORMAT BCKI
o o o o _J§ MSBfirst 16bit 32fs--128fs
o o o 1 2‘3 MSBfirst 18bit 36fs--128fs
o o 1 o 35 MSBfirst 20bit 40fs--128fs
0 0 1 1 -2-, HS MAX20bit 64fs only
0 1 0 0 MSBfirst 16bit 32fs
O 1 0 1 Lu not use 32fs
0 1 1 0 !i) not use 32fs
0 1 1 1 0 not use 32fs
a: . .
1 0 0 O 5 MSBfirst 16bit 48fs
1 0 0 1 , MSBfirst 18bit 48fs
1 0 1 0 C' MSBfirst 20bit 48fs
1 0 1 1 g not use 48fs
1 1 0 0 E MSBfirst 16bit 64fs
1 1 o 1 Q MSBfirst 18bit 64fs
1 1 1 0 MSBfirst 20bit 64fs
1 1 1 1 HS MAX20bit 64fs
6 2001-06-19
TOSHIBA
TC9456F
L-ch R
LRCKI__‘ ' h-....-
am WWW
mm " "L" aq2--"L" I 3
SDI tTEEmTE1CrrrrED CEmT1TrmTEEr1
MSB L55 3
IBIT1='H'IBIT2='L" ', :
sm tTrrrrrrrmT1Trm tz1"mzmzrrrr1?:
M L B '
mm = "L" 13112 .. "H" S8 5
SDI azI:i:IaazzI:mazmt cmazzmzrzmazszi,
IBlT1="H'')BlT2ss"H" MS8 f
sm i,azzzaaazs'Azmzm ';CEEEEEEmTITrrITE1T1 E aTITErrr
Fig.1 Example Data input timing (RLS="H", SYNM1= "H", SYNM2="H
2.3 Digital Zero detect function
Tabie.2-3-1 Digital Zero detect judge time
fs 32kHz 44.1kHz 48kHz
Judge Time 1024ms 743ms 683ms
(Note) Correspondence only for 44.1kHz with SRS
2.4 Stereo/Mono setting
This IC can input Double music source by "MONO", "CHS" bit. (rs-COM I/F)
And this IC can input Double music source by software coefficient, too, Please show Program manual.
Table.2-4-1 Stereo/Mono setting
MONO CHS STEREO / MONO
0 0 stereo
0 1 ZERO Detect not use CL'' output only)
1 0 L-ch (CH1) MONO OUTPUT
1 1 R-ch (CH2) MONO OUTPUT
2.5 Data output formats
Table.2-5-1 Data Output formats
SYNM2 SYNM1 OBITZ OBIT1 FORMAT BCKO
o o o 0 4g MSBfirst 16bit 64fs
o o o 1 .ifj,5 MSBfirst 20bit 64fs
o o 1 o [i-lk' us 16bit 64fs
O 0 1 1 -t; HS 20bit 64fs
0 1 0 0 MSBfirst 16bit 32fs(= BCKI)
0 1 0 1 m not use 32fs(=BCKI)
0 1 1 0 'if “S 16bit 32fs(=BCKI)
o 1 1 1 2 not use 32fs(=BCKI)
1 0 0 0 if MSBfirst 16bit 48fs(=BCKI)
1 0 0 1 E MSBfirst 20bit 48fs(=BCKI)
1 0 1 0 l' HS 16bit 48fs(=BCKI)
1 0 1 1 g " 20bit 48fs(=BCKI)
1 1 0 0 ff, MSBfirst 16bit 64fs (= BCKI)
1 1 0 1 'a MSBfirst 20bit 64fs(=BCKl)
1 1 1 0 HS 16bit 64fs(=BCKI)
1 1 1 1 IIS 20bit 64fs(=BCKI)
TC9456F-7
7 2001 -06-1 9
TOSHIBA
OBIT‘ = "L" OEITZ = "L"
OEIT‘I = "H" OBITZ = "L"
OBIT1= "L" OBITZ " "H"
OBIH = "H" OBITZ= "H''
3. y-COM IIF
3.1 Setting
TC9456F
tzm:EEEIzazrm:i t:rT:rm:Izmaztzi
M53 P' i'
t:rrrrzrrrrmazm:m' CrrrrrrTr:rrmzrrrrIa'
i' M59 Isis i'
MEEDIEEEIIEEIIEIE i': C1TEEEEEEITTEEm i:' EEIIIIDI
"::' mammalian]: i:' ':,' mm
Fig.2 Example Data Output Timing (RLS="H", SYNM1="H", SYNM2="H")
pe-COM l/F setting is 4 Items.
Command is variable length 16-26bits, (effective data before change point Latch pulse)
When command is 8bits unit, setting is LSB first.
All this IC's setting change at internal program cycle beginning, but without digital attenuator setting, please mute
output signal at changing program setting.
So Coefficient setting and offset RAM writing is one word at a fs.
When many word change, please by careful.
Table.3-1-1 y-COM I/F setting
MODE FUNC. ATT. CRAM
D25 o 0 0 1
D24 0 0 1 AD6
D23 1 1 AL13 A05
D22 0 1 AL12 A04
D21 CHS EMS AL11 AD3
D20 MONO EM2 AL10 A02
D19 OBIT2 EM1 AL09 ADI
D18 OBIT1 cm AL08 ADO Me
D17 IBIT2 cm AL07 0117
D16 IBIT1 CTDW AL06 0115
015 SYNM2 CTUP AL05 0115
D14 SYNM1 MUTE AL04 0114
D13 RLS EXTO AL03 0113
012 LSM MSS AL02 0112
011 RESERVED 012 AL01 0111
D10 ADPD DFI ALOO DTIO Me
D09 - - - DT09
D08 - - - DT08
007 - - - 0107
D06 - - - DT06
D05 - - - DT05
004 - - - 0104
D03 - - - 0103
002 - - - 0102 3byte
001 - - - 0101
000 - - - DTOO
TC9456F - B
8 2 0 01 -06-1 9
TOSHIBA TC9456F
(a) Digital Attenuator (16bit command)
IFS U ..... I I I I I I I i : I I I I I I I I 5
1 I I 1
l t t ':
IFD don't care X ALOO X AL01 x I l X AL12 X AL13 X 1 N 0 ‘ don't care
IIIII : I ,' :
IFL , .i-s
i Valid data (16bit) J
(b)Coefficient offset RAM writing (26bit command)
'FS-I-I- ..... iriirril!'
IFD don't care X DTOO X DT01 x I
X W x AD5 x AD6 X 1 x don'tcare
IFL 5 i I
. Valid data (26bit) .
Fig.3 Example p-COM l/F
9 2001-06-19
TOSHIBA
TC9456F
3.2 Operating mode setting [MODE]
Please set these mode at voltage supply.
When RESET is "L", these data is clear.
SYNM1, 2 .'
IBIT1, 2
OBIT1, 2
: ADC power down (H : power down)
RESERVED : "L"
Digital Attenuator soft mute time select CH'' :twice)
.' Channel clock select (H .' LRCK="L" is L-ch data)
DATA input/output synchronize clock select
: Input DATA format select
: Output DATA format select
: MONO DATA input select
: At MONO Setting, channel select, At stereo setting, zero detect setting
3.3 DSP setting [FUNC]
At RESET terminal is "L" level, these data is clear.
DF1, 2 , SFC, desimetion ratio select
MSS .' SRS stereo/mono select CL'' .' stereo, "H" : mono)
EXTO : Expand output terminal OUTPUT DATA
MUTE .' OUTPUT mute CH'' : mute, ATT setting is hold)
CTUP : Attack time select
CTDW : Release time select
CEF1 : "H"
CEF2 : Bass Boost effect select CH'' : Large effect)
EM1, 2 : De-emphasis filter select
EMS : "H"
Table.3-3-1 De-emphasis setting
TERMINAL I/F SETTING
EMP EMS EM2 EM1 FUNCTION
0 1 - - OFF
1 1 0 0 de-emphasis 44.1kHz
1 1 o 1 DAC DF OFF
1 1 1 0 de-emphasis 48kHz
1 1 1 1 de-emphasis 32kHz
2001 -06-1 9
TOSHIBA TC9456F
3.4 Digital Attenuator Setting [ATT]
Table.3-4-1 Digital Attenuator level setting
AL [13 : 00] OUTPUT LEVEL
3FFFH - 0.000dB .
3FFDH -0.001dB [Level S.Ettm] * A
3FFBH -0.002dB AL [13 . 00] =3FFFH 10 (LEVEL/20)
2D4EH - 3.000dB
2013H - 6.000dB
0002H - 78.268dB
0001 H - 84.288dB
0000H - codB
Table.3-4-2 Digital Attenuator mute time
LSM 32kHz 44.1kHz 48kHz
0 32ms 23ms 21ms
1 64ms 46ms 42ms
OdB (3FFFH) ~-00dB (OOOOH) Changing Time
(Note) Correspondence only for 44.1kHz with SRS
3.5 Coefficient, Offset RAM writing [CRAM]
Coefficient and offset RAM writing operate one word at a fs.
RAM is 128wordx 18bit.
Delay RAM Address offset data format is as follows.
Detail setting, please show soft ware manual.
DT17 16 15 14 13 12 11 IO 09 08 07 06 05 04 03 02 01 oo
l2l1l0l2l1l0l11l10l09l08l07l06l05l04l03l02l01100l
MAL I DECI I DLOF
MAL [2:0] : Delay RAM setting select
DECI [2:0] : Decimation ratio select
DLOF [11 :00] : Offset Address select
Fig.4 Coefficient, Offset RAM, Offset Address Setting
11 2001-06-19
TOSHIBA TC9456F
4. AD converter
Built-in Line input L-ch and R-ch AD converter, and Mic signal input AD converter.
When not using AD converter, please short-circuit interval each terminal MlCI-LPFO1, AIL-LPF02 and
AIR-LPFO3
5. DA converter
This is E-d modulation 1bit DA converter.
Built-in 3'rd Analog Filter. It is possible to add analog through signal (LI and RI terminal) at the
output portion of DAC. When not using LI and RI terminal, please do to open these.
6. Timing
Reset Timing
At power supply, please set RESET terminal "L" level at one time.
Power ON Reset Timing is as follows.
Fig.5 Power on Reset Timing
p-COM I/F Timing
i-Ts-F- Tti-s'.
T1 : Setup time>1ps
T2 : Hold tirne>1ps
T3, T4, T6 : Clock pulse width>lps
T5 : Hold time>1ps
Fig.6 p-COM I/F Timing
12 2001-06-19
TOSHIBA TC9456F
MAXIMUM RATINGS
CHARACTERISTIC SYMBOL RATING UNIT
Supply Voltage VDD -0.r-6.0 V
Input Voltage Vin -0.r-VDD+0.3 V
Power Dissipation PD 500 mW
Operating Temperature Topr -40--85 "C
Storage Temperature Tstg - 55-150 "C
ELECTRICAL CHARACTERISTICS (DC)
CHARACTERISTIC SYMBOL CIR- TEST CONDITION MIN. TYP. MAX. UNIT
Operating Supply Voltage VDD - Ta = -40--85oc 4.5 5.0 5.5 V
Power Supply Current IDD - Xl=16SMHz, Output No-Ioad - 48 70 mA
"H" Level VIH :9ng - VDD
Input Voltage - Digital input terminal . V V
" " - DD
L Level " 0 x 0.2
"H" Level IIH . . . . - - 1.0
In t C rrent - D tal n t term nal
pu u "L" Level IIL 'g' I pu I - 1.0 - - pA
"H" L I I - . -
Output Current 1 " " eve OHI - LRCKO, BCKO, SDO 3 5 mA
L Level IOL1 - - 2.0
"H" L I I - . -
Output Current 2 " " eve 0H2 - MCK1, MCK2 5 0 mA
L Level IOLZ - - 3.0
Output Current 3 "H" Level IOH3 - EXTO -2.0 - mA
L Level IOL3 - - 2.0
Pull-up Resistance RUP - RESET, TEST - 50 - k0
2001 -06-1 9
TOSHIBA TC9456F
ELECTRICAL CHARACTERISTICS (AC)
AD converter
CHARACTERISTIC SYMBOL CIR- TEST CONDITION MIN. TYP. MAX. UNIT
Maximum Input Level Ain - vDD=5.ov - 1.1 - vrms
. -30di? 1kHz
S/(N+D) Ratio S/N(AD) - Sine wave input (*) 68 78 - dB
Total. Harmonic Distortion THD (AD) - _-.0dhs Ikriz - - 65 - 55 dB
+Noise Sine wave input
Cross-talk CT(AD) - - - -68 -60 dB
(*) A-Weight : ON (Typ.)
DA converter
CHARACTERISTIC SYMBOL CIR- TEST CONDITION MIN. TYP. MAX. UNIT
Output Level Aout - - - 1.2 - Vrms
S/N Ratio S/N(DA) - TOdB Ikriz 87 93 - dB
Sine wave input
-0dB 1kHz
Total Harmonic Distortion THD1 (DA) Sine wave input - -83 -78 dB
N . - -
+ olse THD2(DA) .OdB 10k.HZ - -83 -75
Sine wave input
Cross-talk CT(DA) - - - -88 -83 dB
14 2001-06-19
TOSHIBA TC9456F
Timing
CHARACTERISTIC SYMBOL CIR- TEST CONDITION MIN. TYP. MAX. UNIT
. . - LRCKO, BCKO, SDO, EXTO - - 15
Rise Time tr - MCK1, MCK2 - - 8
. - LRCKO, BCKO, SDO, EXTO - - 15
Fall Time tf - MCK1, MCK2 - - 8
- LRCKI-9LRCKO - - 30
(External clock synchronous)
- BCKl-yBCKO - - 20 ns
(External clock synchronous)
Delay Time td - BCKO-9SDO - - 10
- MCK1-9LRCKO - - 50
(Internal clock synchronous)
- MCKI-9BCKO - - 20
(Internal clock synchronous)
XI=256fs 8.0 11.3 12.5
Operating Frequency fopr - XI=384fs 10.0 16.9 18.5 MHz
Xl=512fs 16.0 22.6 25.5
XI = 768fs 24.0 33.9 34.0
(Note 1) At the external clock synchronous, LRCKO and BCKO output signal are same as
LRCKI and BCKI input signal.
At the internal clock synchronous, LRCKO and BCKO output signal are output
synchronously with the falling edge of MCK1.
(Note 2) Measured with the output load CL=10pF.
(Note 3) At the XI clock is 256fs, 384fs and 512fs, it is operated with the fs=32kHz,
44.1kHz and 48kHz. At the XI clock is 768fs, it is operated with the fs=32kHz and
44.1kHz.
(Note 4) Delay RAM applications has limitations with the how to control the DRAM. Show
the software manual.
AC CHARACTERISTIC POINT (Input signal : LRCK, BCK, DATA)
BCK -y/'-vs
2001 -06-1 9
TOSHIBA TC9456F
PACKAGE DIMENSIONS
QFP44-P-1414-0.80D Unit I mm
18.9i0.3
14.0i0.2
3.0TYP
0.35:%.l
02310.1 E;
3.05am
m DLILILILIUL
_40.15
l I 1 35:50.2
Weight : 1.07g (Typ.)
16 2001-06-19
TOSHIBA TC9456F
RESTRICTIONS ON PRODUCT USE
000707EBA
OTOSHIBA is continually working to improve the quality and reliability of its products.
Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent
electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer,
when utilizing TOSHIBA products, to comply with the standards of safety in making a safe
design for the entire system, and to avoid situations in which a malfunction or failure of such
TOSHIBA products could cause loss of human life, bodily injury or damage to property.
In developing your designs, please ensure that TOSHIBA products are used within specified
operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please
keep in mind the precautions and conditions set forth in the "Handling Guide for
Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc..
OThe TOSHIBA products listed in this document are intended for usage in general electronics
applications (computer, personal equipment, office equipment, measuring equipment, industrial
robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor
warranted for usage in equipment that requires extraordinarily high quality and/or reliability or
a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended
Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship
instruments, transportation instruments, traffic signal instruments, combustion control
instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA
products listed in this document shall be made at the customer's own risk.
0 The products described in this document are subject to the foreign exchange and foreign trade
OThe information contained herein is presented only as a guide for the applications of our
products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of
intellectual property or other rights of the third parties which may result from its use. No
license is granted by implication or otherwise under any intellectual property or other rights of
TOSHIBA CORPORATION or others.
0 The information contained herein is subject to change without notice.
17 2001-06-19
:
www.loq.com
.
