TC9240F ,AUDIO LCD DRIVER ICTC924OFT(‘Q7anThe TC924OF is a driver IC designed for exclusive use foroutput expansion LCD which i ..
TC9242P ,QUARTZ PLL MOTOR CONTROLTC9242 P/FT(‘Q747P T(‘Q747F. w.-NIIt'ttil.. IQUARTZ PLL MOTOR CONTROLThe TC9242P, TC9242F are CMOS ..
TC9243 ,INFRARED REMOTE CONTROL SIGNAL TRANSMISSION LSIT(‘Q742P T(‘Q742F"--wtt-NIIt'ttil.. IThe TC9243P, TC9243F are infrared remote control signal TC9243 ..
TC9243AFG ,Remote control transmission ICTC9243APG/AFG TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC9243APG, TC9243AFG In ..
TC9243AFG ,Remote control transmission ICFeatures • Wide range of operating supply voltages, enabling low-voltage operation: V = 2.0 to 4.0 ..
TC9243F ,INFRARED REMOTE CONTROL SIGNAL TRANSMISSION LSITC9243 P/FT(‘Q742P T(‘Q742F"--wtt-NIIt'ttil.. IThe TC9243P, TC9243F are infrared remote control sig ..
TDA7333 ,RDS/RBDS PROCESSORBlock DiagramCxti CxtoCref Cref Cref16pF 16pFREF1 REF2 REF3 VDDA VSS VDDDXTI XTO4 3 2 9 10 1 5 7OSC ..
TDA7333N , RDS/RBDS processor
TDA7334 ,LOW NOISE STEREO AMPLIFIERABSOLUTE MAXIMUM RATINGSSymbol Parameter Value UnitVS Supply Voltage 12 VPtot Total Power Dissipati ..
TDA7334 ,LOW NOISE STEREO AMPLIFIERapplications requiring very low noise per-low noise forward/reverse switchable input, andformance.a ..
TDA7334 ,LOW NOISE STEREO AMPLIFIERAPPLICATIONS.LOW NOISE HEAD PREAMPLIFIERGROUND COMPATIBLEMUTE, AUTOREVERSE METAL/NORMALFUNCTIONSINT ..
TDA7334D ,LOW NOISE STEREO AMPLIFIERTDA7334®LOW NOISE STEREO PREAMPLIFIERDUAL CHANNEL PROCESSOR FOR PLAY-BACK
TC9240F
AUDIO LCD DRIVER IC
TOSHIBA TC924OF
TOSHIBA CMOS DIGITAL INTEGRATED CIRCUIT SILICON MONOLITHIC
TC9240F
AUDIO LCD DRIVER IC
The TC9240F is a driver IC designed for exclusive use for
output expansion LCD which is controlled by serial data.
FEATURES
0 1/2 or 1/3 duty and 1/2 or 1/3 bias can be switched.
0 Max. 124 segments can be displayed in the 1/2 duty
mode and 186 segments in the 1/3 duty mode.
o Built-in display synchronizing circuit enables display in
multi-chip configuration.
o Built-in oscillation circuit with externally connected QFP80-P-1420-th80A
capacitor and resistor. Weight . 1 57g (Typ.)
0 Connected to the controller using the tree-wire system.
0 Display data split in 3 segment blocks enables efficient data transfer.
PIN CONNECTION
C) F o ca 00 Ps to m " m N F o cs 00 Ps to m <1 m N F o
u l so tft m in m m m m in m m m
a E 0 o U) U? L9 L9 L9 0 0 L9 L9 0 o 0 U L9 L9 0 ll? L9 L9 0
>- C) LLI LU Lu ug ug LLI LU LU LLI ug LLI LLI LU Lu ug ug LU LU Lu ug ug LLI
V) U U) VT Vt VT V) V) V3 VT VT V) U) v, V3 V3 V3 Vt V3 V3 (A V) V) m
f'ti4ti3s2s1s0s9sss7sssssas3s2s1soa94ss474sas44a342a1R
CE 65 40 SEG39
DATA-IN 66 39 SEG38
CK 67 38 SEG37
osc 68 37 SEG36
SEL 69 36 SEG35
2/3 70 35 SEG34
F 71 M SEG33
E 72 TOP VIEW 33 SEG32
VDD 73 (QFP-80PIN) 32 SEG31
VLC1 74 31 SEG30
VLC2 75 30 SEG29
VLC3 76 29 SEG28
GND 77 28 SEG27
com 78 27 SEG26
com 79 26 SEG25
COM3 80 25 SEG24
1 2 3 4 5 6 7 8 9 1011 12 13 1415 16 17 1819 20 21 22 23 24
8688588888o’”m“m‘°“°°°‘8a22
_,,__,,,__
"starters'"''"":"'"'"'':?':?):?):?):?':?':?):?):?):)':?):?;:?;,::)
inMyrnu3V'bV3V5M5VTV'bugugu,lLuududu,lLuLuLuudugu,lu,l
M1tntntnVSVhV5tpyVSuStntpyknV,
1 2001-06-19
TOSHIBA TC924OF
BLOCK DIAGRAM
SEGO SE61 ................. SEG60SEG61
a o-C, 62bit OUTPUT DRIVER -f, F
62 CH DATA SELECTOR P VDD
I'"'"''? 1,
CE (W 186bit DATA LATCH
DATA tiD- 72 STAGE SHIFT-REGISTER 5 GND
CK ( y'rbttxer"-,
OSC c/iii, 1/4 ,, 1/2 or 1/3 - COM?
I 1 TIMING
SEL - I GENERATION COM3
SYNCHRONOUS CIRCUIT - CIRCUIT COM-OUT
w-ra: 2/3 VLC1VLC2 VLC3
PIN DESCRIPTION
2) SYMBOL PIN NAME DESCRIPTION REMARKS
73 VDD Power Supply Pin .
77 GND GND Pin Power Supply Pin (5V_0.5V)
l,- -1- V
1 SEGO LCD segment drive output pins -flr-"I
S , Segment Output Pin 1/2 or 1/3 luty can be switched. o _ I
62 SEG61 1/2 or 1/3 bias . m
VLC3 a
__ . . VDD
72 BL Blanking Input Pin All segments" l", put Ir! th.e.bl.ankiry
state when L level signal IS input. RUP
71 CT Lamp Test Input Pin All se.g.mfnts light when L level
signal IS input.
2001 -06-1 9
TOSHIBA TC924OF
t'lll,u. SYMBOL PIN NAME DESCRIPTION REMARKS
. . Display data input pins
65 CE Chip Select Input Pin Input data becomes valid only when
. CE = "H".
66 DATA Data In t Pin o-ly-
pu Display data is input synchronizing with S h itt
. C ml
67 CK Clock Input Pin rlse of CK clock.
When CE = "H" changes to CE = "L",
data is latched and display is updated.
This pin serves as an oscillator when a VDD
capacitor and a resistor are connected '-
68 OSC Oscillation Pin externally. M
aster Input
In the slave mode, COM-OUT output
from the master IC is input to this pin. lave Input
Master/slave switching input when VDD
Master/Slave rnore than 2 pieces of this C are used -'
69 SEL Switchin Pin simultaneously. c
g "H" = Master Mode "
"L" =Slave Mode
Synchronizing input/output pin when VDD
more than 2 pieces of this IC are used
64 SYNC Synchronous Pin simultaneously. _
Master Mode Synchronous output _
Slave Mode Synchronous input
1/2 or 1/3 duty switching input
70 2/3 Duty Switching Pin "H" =1/2 duty mode o-i]
"L" =1/3 duty mode
74 VLC1 LCD drive voltage input pins
75 VLC2 Bias Input Pin Set input voltage to -
76 VLC3 VDD2--'VLtiaVLC22-eVLc32GND
78 COM1 I.,
Common pin drive output ._+:D1LC1
79 COM2 Common Output Pin In the 1/2 duty mode, COM3 pin is o- I
used in the open state. _+:[+_
80 COM3 VLC3 iso-'-'-"-"
Synchronizing clock output pin VDD
63 COM-OUT Common-Clock Supplies clock to the OSC pin of the
Output Pin slave IC.
fCOM = fosc/ 4[Hz]
2001 -06-1 9
TOSHIBA TC924OF
DESCRIPTION OF OPERATION
1. Data Input Format
It Display data are input at the following timings:
(LSB) l, (MSB)
DATA A Do X D1 X D2 X D3 X Dn-2X Dn-1X an
(Display) (OLD)
>< /’\\/
(Display)
0 For data length, 48 bits (D0--D47) are transferred 3 times in the 1/2 duty mode and 72
bits (D0--D71) 3 times in the 1/3 duty mode
0 3 bits (last 3 bits) from MSB side of data are address data.
(D45--D47 in the 1/2 duty mode, while D69--D71 in the 1/3 duty mode.)
a Data in the 1/2 duty mode (2/3="H")
COM1 system data : D0, D2, D4'" (Do+2n) ) n--0-61
COM2 system data : D1, D3, D5--- (D1+2n)
Address data : "100" =SEGO~SEGZO
"010" =SEG21--SEG41
"001" =SEG42--SEG61
0 Data in the 1/3 duty mode (2/3="L")
COM1 system data : D0, D3, Dir- (D0+3n)
COM2 system data : D1, D4, Dr- (D1+3n) , n=0--61
COM3 system data : D2, D5, Dty- (D2+3n)
Address data : "100" =SEGO~SEGZO
"010" = SEG21-SEG41
"001" =SEG42--SEG61
4 2001-06-19
TOSHIBA
1) Data Format at 1/3 Duty (186 Segment)
Data Address
TC924OF
Do D1 D2 D3 D4 D5 "ii D60 D61 D62 0633068 D69 D70 D71
SOC1 SOC2 SOC3 s1c1 SIC? SIC3 tt S20C1S20C2 S20C3 if 1 o o
Do D1 D2 D3 D4 D5 2' D60 D61 D62 0633068 D69 D70 D71
S21CI S21C2 S21C3 S22 CI S22 c2 S22 c3 3 S41C1 S41C2 S41C3 ff 0 1 o
D0 D1 D2 D3 I; D57 D58 D59 960E968 D69 D70 D71
S42C1S42C2S42C3S43C1 " S61C1 S61C2 S61C3 ff 0 o 1
2) Data Format at 1/2 Duty (124 Segment)
Data Address
Do D1 D2 D3 D4 D5 7. D39 D40 D41 D42.7044 D45 D46 D47
SOC1 SOC2 s1c1 s1c2 S2C1 S2C2 tt S19C1S20CIS20C2 , 1 o o
Do D1 Dit D3 D4 D5 2 D39 D40 D41 042;;044 D45 D46 D47
S21C1 S21C2 S22 C1 S22 C2 S23 CI S23 c2 I S40 c2 S41CI S41C2 t: o 1 0
D0 D1 Dit D3 7. D37 D38 D39 0407944 D45 D46 D47
S42 CI S42 C2 S43 C1 S43 c2 It S60 C2 S61C1 S61C2 i? o o 1
Note) .)'e( : 1 or 0
5 2001-06-19
TOSHIBA TC924OF
2. LCD Display Timings
1) 1/2 Duty Mode (2/3="H")
VLC1 _.-
COM2 LC1
fosc/8[Hzl
SEGn VLC1
SEGn VLc1
(Note) When used in the 1/2 bias, supply bias by connecting VLC2 pin and VLC3 pin.
(This also applies to the 1/3 duty mode.)
0 1/3 Bias Operation o 1/2 Bias Operation
VLC1 VLc2 VLC3 VLc1 Vch VLC3
VLCD VLCD
6 2001-06-19
TOSHIBA TC924OF
2) 1/3 Duty Mode (2/3 = "L")
COMI C
COM2 C
LC3 fosc/12[HZ]
SEGn VLc1
SEGn VLc1
7 2001-06-19
TOSHIBA
TC924OF
3. Oscillation Circuit
When a resistor and a capacitor are connected to the OSC pin and
oscillation circuit is composed and common signal is generated.
1/4 division of oscillation frequency becomes common frequency.
Capacitor (C) and resistor (R) are connected as shown in the right-
side figure and the oscillation frequency is expressed by the
following expression :
foscxv1.44/oR (Ta =25°C, VDD=5V)
For instance, when C=0.012,uF, and R=150kQ, fOSC will be about
800Hz and common frequency will be 200Hz. Use the external
resistor at 12--220kn.
However, there is no restriction for the external capacitor C.
4. In Case of Using More Than 2
When more than 2 TC9240F are used simultaneously, common
frequency is generated using one IC in the master mode.
As a result, the slave mode IC performs the simultaneous operation.
I) Processing of Pins at Simultaneous Operation
OSC Circuit
SEL OSC
PIN NAME PIN No. MASTER MODE IN SLAVE MODE IC
SEL 68 "H" (VDD) Level "L" (GND) Level
OSC 75 Connect External C&R Connect to Master IC : COM-OUT
W 64 Generate SYNC Output Connect to Master IC : W
COM-OUT 63 Connect to Slave IC : OSC Open (unused)
COM1 78
COM2 79 Connect to COM Pin of LCD Open (unused)
COM3 80
2) Example of Application Circuit Synchronizing Operation
To Controller CE1
LCD PANEL
COM-OUT
SEGO--SEG61
SEGO--SEG61
2001 -06-1 9
TOSHIBA TC924OF
MAXIMUM RATINGS (Ta =25°C)
CHARACTERISTIC SYMBOL RATING UNIT
Supply Voltage VDD -0.3--7.0 V
Input Voltage VIN -0.r'-VDD+0.3 V
Power Dissipation PD 300 mW
Operating Temperature Topr -40-85 °C
Storage Temperature Tstg -65-150 "C
ELECTRICAL CHARACTERISTICS (Unless otherwise specified, VDD=4.5--5.5V, Ta = -4ir-85oc)
CHARACTERISTIC SYMBOL CIR- TEST CONDITION MIN. TYP. MAX. UNIT
Operating Supply Voltage VDD - - 4.5 5.0 5.5 V
. fosc =1.2kHz, No load,
Operating Supply Current IDD - VDD=5V - 0.3 1.0 mA
"H" Level VIH . . VDDXO.7 - VDD
- All n t ns V
Input Voltage "L'' Level l/IL I pu p' GND - vDon.3
"H" Level 'IH CMOS input pins, VIH =VDD -2 - 2
Input Current "L" Level IIL VDD=5V VIL=GND -2 - 2 “
. H, W pins, VDD=5V,
Pull up Resistance RUp - Ta = 25°C 50 100 200 kfl
SEG0--SEG61 VLC1 = VLC2
S t R . - 0.6 3.0
Output egmen seg - Output plns =1/2VDD kn
Resistance c mm n R COMI--COM3 VLc3=GND 0 5 3 0
o 0 COM Output pins VDD=5V - . .
"H" Level I SYNC, COM-OUT v =4.5v -0.2 -0.8 -
Output OH - Output pins, OH mA
Current "L" Level IOL VDD-- 5V VOL=0.5V 0.2 1.0 -
Oscillation Frequency fOSC - OSC Pin Operation Frequency - 1.2 50 kHz
Max. Clock Frequency fCK 0 _ 2.0 MHz
CI k P Ise Width t 250 - -
oc u . I CKW Refer to the timing chart as
Data Set Time tset - below 250 - - ns
Data Hold Time tHOLD . 250 - -
CE Pulse Width tCEW 250 - -
CE, CK, DATA TIMING
CE _/ " ’<_7C - - -
DATA E
tset tHOLD
tset tHOLD tCEw
9 2001-06-19
TOSHIBA TC924OF
PACKAGE DIMENSIONS
QFP80-P-1420-0.80A Unit : mm
1 . OTYP
, F :i
3.05MAX
0.2i0.1
l i 1.2i0.2
Weight : 1.57g (Typ.)
10 2001-06-19
TOSHIBA TC924OF
RESTRICTIONS ON PRODUCT USE
000707EBA
OTOSHIBA is continually working to improve the quality and reliability of its products.
Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent
electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer,
when utilizing TOSHIBA products, to comply with the standards of safety in making a safe
design for the entire system, and to avoid situations in which a malfunction or failure of such
TOSHIBA products could cause loss of human life, bodily injury or damage to property.
In developing your designs, please ensure that TOSHIBA products are used within specified
operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please
keep in mind the precautions and conditions set forth in the "Handling Guide for
Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc..
OThe TOSHIBA products listed in this document are intended for usage in general electronics
applications (computer, personal equipment, office equipment, measuring equipment, industrial
robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor
warranted for usage in equipment that requires extraordinarily high quality and/or reliability or
a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended
Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship
instruments, transportation instruments, traffic signal instruments, combustion control
instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA
products listed in this document shall be made at the customer's own risk.
0 The products described in this document are subject to the foreign exchange and foreign trade
OThe information contained herein is presented only as a guide for the applications of our
products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of
intellectual property or other rights of the third parties which may result from its use. No
license is granted by implication or otherwise under any intellectual property or other rights of
TOSHIBA CORPORATION or others.
0 The information contained herein is subject to change without notice.
11 2001-06-19
:
www.loq.com
.
