TB5R1 ,Quad PECL Line ReceiverSLLS588C–NOVEMBER 2003–REVISED JANUARY 2008Enable Truth Table (continued)E1 E2 CONDITION1 1 ActiveT ..
TB5R1DWR ,Quad PECL Line ReceiverFEATURESDESCRIPTION• Functional Replacements for the AgereBRF1A, BRF2A, BRS2A, and BRS2BThese quad ..
TB5R2DWR ,Quad PECL Line ReceiverELECTRICAL CHARACTERISTICSover operating free-air temperature range unless otherwise notedparameter ..
TB5R3LDW , QUAD DIFFERENTIAL PECL RECEIVERS
TB5R3LDW , QUAD DIFFERENTIAL PECL RECEIVERS
TB5T1DW ,5V Dual Full-Duplex PECL TransceiverBLOCK DIAGRAM85°CDO1DI1– Single 5.0 V ± 10% SupplyDO1– Available in Gull-Wing SOIC (JEDECDO2DI2MS-0 ..
TC74HC40102AF , DUAL BCD/8-BIT BINARY PROGRAMMABLE DOWN COUNTER
TC74HC40105AP , 4 Bit × 16 Word FIFO Register
TC74HC4020AFN , CMOS Digital Integrated Circuit Silicon Monolithic
TC74HC4024AP , CMOS Digital Integrated Circuit Silicon Monolithic 7-Stage Binary Counter
TC74HC4024AP , CMOS Digital Integrated Circuit Silicon Monolithic 7-Stage Binary Counter
TC74HC4028AP , CMOS Digital Integrated Circuit Silicon Monolithic BCD-to-Decimal Decoder
TB5R1-TB5R1DWR
Quad PECL Line Receiver
1FEATURES
TB5R1, TB5R2SLLS588C–NOVEMBER 2003–REVISED JANUARY 2008
www.ti.com
QUAD DIFFERENTIAL PECL Functional Replacements for the Agere
BRF1A, BRF2A, BRS2A, and BRS2B These quad differential receivers accept digital data
over balanced transmission lines. They translate•
Pin Equivalentto General Trade 26LS32differential input logic levels to TTL output logic•
High Input Impedance Approximately8 kΩ levels.•
4-ns Maximum Propagation DelayThe TB5R1 is a pin- and function-compatible•
TB5R1 Provides 50-mV Hysteresis replacement for the Agere systems BRF1A and•
TB5R2 With -125-mV Threshold Offset for BRF2A;it includes 3-kV HBM and 2-kV CDM ESD
Preferred State Output protection.
-1.1-Vto 7.1-V Common Mode Range The TB5R2 is a pin- and function-compatible•
Single 5-V 10% Supply replacement for the Agere systems BRS2A and
BRS2B and incorporatesa 125-mV receiver input•
Slew Rate Limited(1 ns min 80%to 20%) offset, preferred state output, 3-kV HBM and 2-kV•
TB5R2 Output Defaultsto Logic1 When Inputs CDM ESD protection. The TB5R2 preferred state
VCCor GND feature places the high state when the inputs are•
kV, CDM>2 kV open, shortedto ground, or shortedto the power
supply.•
Range: -40Cto 85CThe power-down loading characteristics of the•
(JEDEC MS-013,receiver input circuit are approximately8 kΩ relative
