STV7697A Fast Delivery |IC PHOENIX CO.,LIMITED

STV7697A ,PLASMA DISPLAY PANEL SCAN DRIVERFEATURES .n 64 OUTPUTS PLASMA DISPLAY DRIVERn 170V ABSOLUTE MAXIMUM SUPPLYn 5V SUPPLY FOR LOGICn 10 ..
STV7697B ,SCAN DRIVER FOR PLASMA DISPLAY PANELSTable of ContentsChapter 1 Pin Allocation and Descriptions . . . . . .31.1 Pinout Diagrams ..
STV7699 ,PLASMA DISPLAY PANEL DATA DRIVERSTV7699PLASMA DISPLAY PANEL DATA DRIVERPRODUCT PREVIEW.64 OUTPUTS PLASMA DISPLAY DRIVER.170V ABSOLU ..
STV7710 ,VACUUM FLUORESCENT DISPLAY (VFD)DRIVERFEATURES■ 96 Outputs VFD Driver■ 90V Absolute Maximum Supply■ 3.3V/5V compatible logic■ -40/30mA so ..
STV7710/GY-A ,VACUUM FLUORESCENT DISPLAY (VFD)DRIVERBLOCK DIAGRAM .3Chapter 2 DIE PIN OUT / DIE DESCRIPTION . . . . .4Chapter 3 MECHANICAL S ..
STV7710TCP ,VACUUM FLUORESCENT DISPLAY (VFD)DRIVERELECTRICAL CHARACTERISTICS . . .12Chapter 7 AC TIMING REQUIREMENTS 13Chapter 8 AC TIMING CH ..
T74LS166 , 8-Bit SHIFT REGISTER DESCRIPTION
T74LS260B1 , DUAL 5 INPUT NOR GATE
T74LS374 , Octal D-type flip-flop with 3-state outputs
T7503 , T7503 Dual PCM Codec with Filters
T77V1D10-12 , Potter & Brumfield
T77V1D10-12 , Potter & Brumfield

STV7697A
PLASMA DISPLAY PANEL SCAN DRIVER
Version 4.2
June 2000 1/15
STV7697A
PLASMA DISPLAY PANEL SCAN DRIVER
FEATURES 64 OUTPUTS PLASMA DISPLAY DRIVER 170V ABSOLUTE MAXIMUM SUPPLY 5V SUPPLY FOR LOGIC 100/400 mA SOURCE/ SINK OUTPUT 700 mA SOURCE/ SINK OUTPUT DIODE 64-BIT SHIFT REGISTER (20 MHz) BLANK CONTROL COMPLEMENTARY OUTPUT CONTROL BCD TECHNOLOGY 100 PINS PQFP PACKAGE OR DICE.
DESCRIPTION
The STV7697A isa scan driver for Plasma
Display Panel (PDP) implemented in ST’s
proprietary BCD technology. Usinga 64-bit
cascadable20 MHz shift register,it drives64 high
current & high voltage outputs. By serially
connecting several STV7697A, any vertical pixel
definition can be performed. The STV7697Ais
supplied witha separated 160V power output
supply anda 5V logic supply.All command inputs
are CMOS compatible.
The STV769 7A packageisa 100 pins PQFP.
PQFP100 (14x20x 2.80 mm)
(Full Plastic Quad Flat Pack)
ORDER CODE: STV7697A
ORDER CODE: STV7697A/WAF(1)
(1): Unsawn Tested Wafer
TABLE OF CONTENTS
2/15
PIN ASSIGNMENT. .... .... ........... ....... ...... ....... .... ....... ....... ...4
BLOCK DIAGRAM. ........ .... ....... ...... ..... ......... ....... ........... ...7
CIRCUIT DESCRIPTION......... ..... ....... ... .... ....... ...... ..... ....... ....7
Note1 ABSOLUTE MAXIMUM RATINGS............... .... .... ........... .........8
Note1 THERMAL DATA......... ..... ......... .... ....... ............ ...... .....8
Note5 ELECTRICAL CHARACTERISTICS ....... ..... ......... ....... ........... ...9
Note6 AC TIMINGS REQUIREMENTS............................................. 10
Note6 AC TIMINGS CHARACTERISTICS......... .... ................... ...... .... 10
Figure2. INPUT/OUTPUT SCHEMATICS.......... ....... ................ ... ....... 13
Figure6. PACKAGE MECHANICAL DATA.......... ............ .... ............... 14
STV7697A
3/15
PIN CONNECTIONS
(Die pinout)
PIN CONNECTIONS
(TQFP pinout)
OUT64OUT63OUT62OUT61OUT60OUT59OUT58OUT57OUT56OUT55OUT53OUT52OUT51OUT50OUT49OUT48OUT47OUT46OUT45 OUT54OUT43OUT42OUT41OUT40OUT39OUT38OUT37OUT36OUT35 OUT44
OUT34
OUT33
VSSP
VPP
VSSLOG
VSSLOG
VSSSUB
VPP
OUT32
OUT31
OUT30OUT29OUT28OUT27OUT26OUT25OUT24OUT23OUT22OUT21OUT20OUT19OUT18OUT17OUT16OUT15OUT14OUT13OUT12OUT11OUT10
OUT9OUT8OUT7OUT6OUT5OUT4OUT3OUT2OUT1
BLK
SIN(SOUT)
VSSLOG
VSSP
VPP
CLK
STB
VCC
VSSP
VPP
STV7697A
VSSSUB
VSSLOG
VSSP
POL
F/R
SOUT(SIN)
VCC
VSSP
VPP
VSSP
VSSP
VPP
VSSP
VSSP
VPP VSSP
VPP
Bare Die
(0,0)
OUT64OUT63OUT62OUT61OUT60OUT59OUT58OUT57OUT56OUT55OUT53OUT52OUT51OUT50OUT49OUT48OUT47OUT46OUT45 OUT54OUT43OUT42OUT41OUT40OUT39OUT38OUT37OUT36OUT35 OUT44
OUT34
OUT33
VSSP
VPP
VSSLOG
VSSLOG
VSSSUB
VPP
OUT32
OUT31
OUT30OUT29OUT28OUT27OUT26OUT25OUT24OUT23OUT22OUT21OUT20OUT19OUT18OUT17OUT16OUT15OUT14OUT13OUT12OUT11OUT10
OUT9OUT8OUT7OUT6OUT5OUT4OUT3OUT2OUT1
BLK
SIN(SOUT)
VSSLOG
VSSP
VPP
CLK
STB
VCC
VSSP
VPP
STV7697A
PQFP100
VSSSUB
VSSLOG
VSSP
POL
F/R
SOUT(SIN)
VCC
VSSP
VPP
VSSP
VSSP
VPP
VSSP
VSSP
VPP
VSSP
VPP
STV7697A
4/15
PIN ASSIGNMENT
(TQFP100)
Pin Number Symbol Type Function
33-37-44-48-81-84-97-100 VPP Supply High Voltage Supplyof power outputs-90 VCC Supply 5V Logic Supply
34-35-36-45-46-47-82-83-98-99 VSSP Ground Groundof power outputs
38-43 VSSSUB Ground Substrate Ground
39-40-42-94 VSSLOG Ground Logic Groundto 32,49to80 OUT64to OUT1 Output Power Output SOUT (SIN) Output Shift Register Data Output (forward) POL Input Polarity Selection BLK Input Output Blanking Command F/ Input Selectionof shift direction SIN (SOUT) Input Shift Register Data Input (forward) Input Latchof datato outputs CLK Input Clockof data shift register
88-95-96 NC -
PIN ASSIGNMENT (Power Outputs)
OutputN° PinN° OutputN° PinN° OutputN° PinN° OutputN° PinN°
180 17 64 33 32 49 16
279 18 63 34 31 50 15
378 19 62 35 30 51 14
477 20 61 36 29 52 13
576 21 60 37 28 53 12
675 22 59 38 27 54 11
774 23 58 39 26 55 10 73 2457 40 25 569 72 2556 41 24 578 71 26 55 42 23 58 7 70 27 54 43 22 59 6 69 28 53 44 21 60 5 68 29 52 45 20 61 4 67 30 51 46 19 62 3 66 31 50 47 18 63 2 65 32 49 48 17 64 1
STB
STV7697A
5/15
PADS DIMENSIONS (in μm)/ PADS POSITIONS
The referenceis the centreof the die (x=0, y=0)
TOP SIDE from leftto right
Name Centre:X Centre:Y Size:x SIze:y
VPP -2468.5 4135.0 75.0 90.0
VSSP -2313.5 4135.0 75.0 90.0
VSSP -2188.5 4135.0 75.0 90.0
VPP -2063.5 4134.5 75.0 90.0 SSLOG -1620.0 4135.0 75.0 90.0
CLK -1430.0 4135.0 75.0 90.0
STB -781.0 4135.0 75.0 90.0
SOUT -612.5 4135.0 75.0 90.0
VCC -335.5 4144.5 75.0 90.0
SIN 379.5 4135.0 75.0 90.0
F/R 548.0 4135.0 75.0 90.0
BLK 1082.0 4135.0 75.0 90.0
POL 1853.0 4135.0 75.0 90.0
VPP 2021.5 4140.0 75.0 90.0
VSSP 2156.5 4140.0 75.0 90.0
VSSP 2291.5 4140.0 75.0 90.0
VPP 2454.5 4129.5 75.0 90.0
BOTTOM SIDE from leftto right
Name Centre:X Centre:Y Size:x SIze:y
OUT34 -2468.0 -4087.5 75.0 90.0
OUT33 -2318.0 -4089.5 75.0 90.0
VPP -2182.0 -4089.5 75.0 90.0SSP -2047.0 -4093.0 75.0 90.0
VSSP -1912.0 -4093.0 75.0 90.0
VSSP -1777.0 -4093.0 75.0 90.0
VPP -1642.0 -4089.5 75.0 90.0
VSSSUB -683.0 -4088.0 75.0 90.0
VSSLOG -382.5 -4088.0 75.0 90.0
VSSLOG 419.5 -4087.5 75.0 90.0
VCC 618.5 -4087.5 75.0 90.0
VSSLOG 951.0 -4087.5 75.0 90.0
VSSSUB 1308.0 -4087.5 75.0 90.0
VPP 1438.5 -4087.5 75.0 90.0
VSSP 1797.5 -4093.5 75.0 90.0
VSSP 1932.5 -4093.5 75.0 90.0
VSSP 2067.5 -4093.5 75.0 90.0
VPP 2193.0 -4093.5 75.0 90.0
OUT32 2318.0 -4093.5 75.0 90.0
OUT31 2468.5 -4093.5 75.0 90.0
RIGHT SIDE from topto bottom
Name Centre:X Centre:Y Size:x SIze:y
OUT1 2647.0 3697.0 90.0 75.0
OUT2 2647.0 3484.0 90.0 75.0
OUT3 2647.0 3238.5 90.0 75.0
OUT4 2647.0 2992.5 90.0 75.0
OUT5 2647.0 2743.0 90.0 75.0
OUT6 2647.0 2506.5 90.0 75.0
OUT7 2647.0 2264.0 90.0 75.0
OUT8 2647.0 2018.0 90.0 75.0
OUT9 2647.0 1774.5 90.0 75.0
OUT10 2647.0 1529.0 90.0 75.0
OUT11 2647.0 1285.5 90.0 75.0
OUT12 2647.0 1040.0 90.0 75.0
OUT13 2647.0 796.5 90.0 75.0
OUT14 2647.0 551.0 90.0 75.0
OUT15 2647.0 307.5 90.0 75.0
OUT16 2647.0 62.0 90.0 75.0
OUT17 2647.0 -181.5 90.0 75.0
OUT18 2647.0 -427.0 90.0 75.0
OUT19 2647.0 -670.5 90.0 75.0
OUT20 2647.0 -916.0 90.0 75.0
OUT21 2647.0 -1159.5 90.0 75.0
OUT22 2647.0 -1405.0 90.0 75.0
OUT23 2647.0 -1648.5 90.0 75.0
OUT24 2647.0 -1894.0 90.0 75.0
BOTTOM SIDE from leftto right (continued)
Name Centre:X Centre:Y Size:x SIze:y
STV7697A
6/15
OUT25 2647.0 -2137.5 90.0 75.0
OUT26 2647.0 -2383.5 90.0 75.0
OUT27 2647.0 -2627.0 90.0 75.0
OUT28 2647.0 -2872.5 90.0 75.0
OUT29 2647.0 -3116.0 90.0 75.0
OUT30 2647.0 -3363.0 90.0 75.0
LEFT SIDE from bottomto top
Name Centre:X Centre:Y Size:x SIze:y
OUT35 -2646.5 -3363.0 90.0 75.0
OUT36 -2646.5 -3116.0 90.0 75.0
OUT37 -2646.5 -2872.5 90.0 75.0
OUT38 -2646.5 -2627.0 90.0 75.0
OUT39 -2646.5 -2383.5 90.0 75.0
OUT40 -2646.5 -2137.5 90.0 75.0
OUT41 -2646.5 -1894.0 90.0 75.0
OUT42 -2646.5 -1648.5 90.0 75.0
OUT43 -2646.5 -1405.0 90.0 75.0
OUT44 -2646.5 -1159.5 90.0 75.0
OUT45 -2646.5 -916.0 90.0 75.0
OUT46 -2646.5 -670.5 90.0 75.0
OUT47 -2646.5 -427.0 90.0 75.0
OUT48 -2646.5 -181.5 90.0 75.0
OUT49 -2646.5 62.0 90.0 75.0
OUT50 -2646.5 307.5 90.0 75.0
OUT51 -2646.5 551.0 90.0 75.0
OUT52 -2646.5 796.5 90.0 75.0
OUT53 -2646.5 1040.0 90.0 75.0
OUT54 -2646.5 1285.5 90.0 75.0
OUT55 -2646.5 1529.0 90.0 75.0
OUT56 -2646.5 1774.5 90.0 75.0
OUT57 -2646.5 2018.0 90.0 75.0
OUT58 -2646.5 2264.0 90.0 75.0
OUT59 -2646.5 2506.5 90.0 75.0
OUT60 -2646.5 2743.0 90.0 75.0
RIGHT SIDE from topto bottom (continued)
Name Centre:X Centre:Y Size:x SIze:y
OUT61 -2646.5 2949.5 90.0 75.0
OUT62 -2646.5 3228.5 90.0 75.0
OUT63 -2646.5 3487.0 90.0 75.0
OUT64 -2646.5 3763.0 90.0 75.0
LEFT SIDE from bottomto top (continued)
Name Centre:X Centre:Y Size:x SIze:y
STV7697A
7/15
BLOCK DIAGRAM
CIRCUIT DESCRIPTION
The STV7697A containsall the logic and the pow- circuits necessaryto drive rowsofa Plasma
Display Panel (P.D. P.). The stateof the displayed
lineis loaded into the shift register. Data are shift-at each lowto high transitionof the (CLK) shift
clock. After64 shifts the firstbitis availableat the
serial output. This output can be usedto cascade
several driversto perform any vertical resolution.
The forward/ reverse (F/R) inputis usedto select
the directionof the shift register, data input/output
statusis set accordingto the selected direction.
SIN, CLK, STB inputs
are Smith trigger inputs.If not usedon the appli-
cation, F/R, BLK, POL logical inputs are internaly
pulledto level ”1”. The maximum frequencyof the
shift clockis20 MHz.
All the data are memorized into the latch stage
when the strobe input (STB)is pulled high.
Blanking input (BLK) forces the power outputsto
high level when pulled high with polarity input
(POL)at high level and forcedto low level with
POLat low level.
The levelof the power outputis inverted when the
polarity command (POL)is pulled high.
Sustain current must notbe sunkin the power out-
puttoVPP when the power supplyis applied. SSLOG andV SSSUB mustbe connectedas close possibleto the logical reference groundof the
application.
Shift Register Truth Table
F/R8764-BITSHIFTREGISTER P64 1
VSSP
Pins 34-35-36-45-46
VCC
Pins 41-90
VSSLOG
Pins 39-40-42-94
SOUT(SIN)SIN(SOUT)
STB
BLK
POL
OUT1 OUT64
STV7697A
CLK
VPP
Pins 33-37-44-48
LATCH Q64Q2 Q63
S64S1
VCC
VCC
VCC
VSSSUB
Pins 38-43
VSSP VPP VSSP VPP
Input Input/Output Shift Register
Function
F/R CLK SIN SOUT OutputQ Rise IN OUT Forward Shift HorL IN OUT Steady Rise OUT IN Reverse Shift HorL OUT IN Steady
STV7697A
8/15
Power Output Truth Table
Note1 Qnis the parallel outputof the shift register(n=1to 64).Qn takes the valueof serial input (SIN) after”n” shift
clock periods.
ABSOLUTE MAXIMUM RATINGS
THERMAL DATA
Note2 For PQFP100 packaging.
Note3 Through one power output.
Note4 Through one power output with VPP= VSSP (see test diagram).
Note5 These parameters are measured during ST’s internal qualification which includes temperature characterisation standard batches andon corners batchesof the process. These parameters are not testedon the parts.(1) STB BLK POL Driver Output Comments X H H AllH Forcedto High X H L AllL Forcedto Low L L L H Copy Data L L L L Copy Data L L H L Copy Inverted Data L L H H Copy Inverted Data H L L Qn Data Latched H L H Qn Inverted Data Latched
Symbol Parameter Value UnitCC Logic Supply Range -0.3,+7 V
VPP Driver Supply Range -0.3, +170 V
VIN Logic Input Voltage Range -0.3, VCC+0.3 V
VOUT Logic Output Voltage Range -0.3,VCC+ 0.3 V
VPOUT Driver Output Voltage Range -0.3, VPP V
IPOUT Driver Output Current(3)(5) +100/-400 mA DOUT Diode Output Current(4)(5) ±700 mA
Tjmax Operating Temperature -20, +85 °Coper Junction Temperature(2) +125 °C
Tstg Storage Temperature -50,+150 °C
Symbol Parameter Value Unit
Rth(j-a) Junction-ambient Thermal Resistance(2) Max 50 °C/W
Poper Operating Power Dissipation(Tamb =25°C) Max 2 W
Tjoper Operating Junction Temperature(2) Max +125 °C

Partno	Mfg	Dc	Qty	Available	Descript
STV7697A	ST	N/a	1239	avai	PLASMA DISPLAY PANEL SCAN DRIVER