IC Phoenix
 
Home ›  SS112 > STV2145,I 2 C BUS CONTROLLED EAST-WEST AND VERTICAL INTERFACE
STV2145 Fast Delivery,Good Price
Part Number:
If you need More Quantity or Better Price,Welcom Any inquiry.
We available via phone +865332716050 Email
Partno Mfg Dc Qty AvailableDescript
STV2145STN/a20avaiI 2 C BUS CONTROLLED EAST-WEST AND VERTICAL INTERFACE


STV2145 ,I 2 C BUS CONTROLLED EAST-WEST AND VERTICAL INTERFACEapplications covering standard4/3 screen format and new 16/9 format with zoomING) TO ADAPT DEFLECTI ..
STV2238D , I2C BUS-CONTROLLED MULTISTANDARD SINGLE CHIP TV PROCESSOR
STV2246 ,I2C BUS-CONTROLLED MULTISTANDARD SINGLE CHIP TV PROCESSORABSOLUTE MAXIMUM RATINGS . . . 264.2 THERMAL DATA 264.3 SUPPLY . . . . . . . 264 ..
STV2246H ,I2C BUS-CONTROLLED MULTISTANDARD SINGLE CHIP TV PROCESSORFEATURES . . . 203.1.1 Power Supplies . . . . 203.1.2 Picture Intermediate Frequency ( ..
STV2247H ,I2C BUS-CONTROLLED MULTISTANDARD SINGLE CHIP TV PROCESSORFUNCTIONAL DESCRIPTION . . 203.1 DETAILED
STV2248 ,I2C BUS-CONTROLLED MULTISTANDARD SINGLE CHIP TV PROCESSORFeatures . . . . . . 476.3.4 Tuner Delay . . . . . . . 486.3.5 SIF
T7289A , DS1 LINE INTERFACE
T-7290A-EL , T7290A DS1/T1/CEPT Line Interface
T7290A-EL , T7290A DS1/T1/CEPT Line Interface
T73227 , 27 MHz VCXO Clock Generator IC
T73227 , 27 MHz VCXO Clock Generator IC
T73227 , 27 MHz VCXO Clock Generator IC


STV2145
I 2 C BUS CONTROLLED EAST-WEST AND VERTICAL INTERFACE
STV21452C BUS CONTROLLED EAST-WEST
AND VERTICAL INTERFACE
April 1996
SENSM
SENSP
FROUT
EWOUT
EWIN
OBLK
HFLY
BREATH
SCL
SDA
VRET
REG
VCC
LPF
CVERT
GND

RESISTOR BRIDGE
DIFFERENTIAL INPUT
FRAMEOUTPUT ERRORSIGNAL
EAST-WEST ERRORAMPLIFIER OUTPUT
EAST-WEST ERRORAMPLIFIER INPUT
OPENCOLLECTOR BLANKING SIGNAL
HORIZONTAL FLYBACK INPUT
(CURRENT INPUT)
VERTICAL SIZE MODULATION2C BUS SERIALCLOCK
I2C BUSSERIAL DATA
VERTICAL RETRACE PULSE
(FROMSTV2118A)
REGULATOROUTPUT
FOR SERIES TRANSISTOR
REGULATED VOLTAGE SUPPLY
LOOP FILTER FOR 2H-PLL
VERTICAL AGCCAPACITOR
GROUND
2145-01.EPS
PIN CONNECTIONS
DIP16

(Plastic Package)
ORDER CODE:
STV2145
.INTEGRATED VERTICAL SAWTOOTH GEN-
ERATOR WITH AMPLITUDE CONTROL
LOOP (50Hz- 60Hz).INTERLACE MODE INTRINSICALLY CON-
TROLLED BY STV2118A.VERTICAL SIZE CORRECTION (BREATH-
ING) TO ADAPT DEFLECTION SENSITIVITY THE CURRENT BEAM (HIGH VOLTAGE
VARIATION).BUS ADJUSTED VERTICAL PARAMETERS:
VERTICAL AMPLITUDE, VERTICAL POSI-
TIONAND S-CORRECTION.EAST-WEST FUNCTION GENERATOR WITH
INTEGRATED ERROR AMPLIFIER (THUS,
ONLY1 EXTERNAL POWER DARLINGTON NECESSARY FOR EW-FUNCTION). BUS CONTROLLED EAST-WEST FUNC-
TIONS: EW-AMPLITUDE, HORIZONTAL
WIDTH, EW-TILT AND EW-SHAPE (CORNER
CORRECTION).OVERSIZE BLANKING (VERTICAL AND
HORIZONTAL) WHICH PERMIT ZOOM AND
SUBTITLE FACILITIES FOR 4/3 AND 16/9
CRTs
DESCRIPTION

The STV2145is anI2C bus processor containing
the vertical deflection East-West functions and
oversize blanking. This circuitis foreseenas ADD- for the Video Chroma Processor STV2118A permit110°CRT applications covering standard
4/3 screen format and new 16/9 format with zoom
and subtitle facilities. STV2145hasbeen designed drivea standardTDA8172/8177 vertical booster
andan external transistorfor East-West.
1/17
PIN DESCRIPTION
PinN° Name Function Description
SCL Serial ClockforI2C Bus Data input(no pulldown- capability) SDA Serial DataforI2C Bus Data input and output (pull down- capabilityfor acknowledge
and data reply) VRET Vertical Reset Input VerticalSynchronization Signal from STV2118A REG Control Pinfor Regulator Outputfor controlling the ext. series regulator transistor
5VCC Supply Voltage Scanning Supply voltage ofscanningpart,connectedwith externalseries
regulatortransistor LPF Loop Filterfor PLL Loop filterfor horizontal2x FLINE VCO CVERT Vertical AGC Capacitor Regulationof vertical saw tooth amplitude GND Ground Ground BREATH Breathing Input Input voltage=1to 7.8V= vertical size compensation HFLY Horizontal Flyback Input Voltage inputfor horizontal flyback, polaritypositive OBLK Oversize Blanking Signal
Oversize blanking output: open collector output: high ohmic= blanking low (transistor saturated)=no blanking EWIN East-West Input Inputof the error amplifierforthe East-West modulator EWOUT East-West Output Outputof the error amplifier for the East-West modulator
(current output, biasing directly thedarlington output transistor) FROUT Outputfor Frame Amplifier Outputof transconductance amplifier,pin hastobe connectedthe inverting inputofthe vertical power amplifier SENSP Sense Input, Positive Inputof internal resistor bridge for sensing the vertical
deflection YOKE current SENSM Sense Input,Negative Inputof internal resistor bridge for sensing the vertical
deflection YOKE current
2145-01.TBL
STV2145

2/17
1314VOLTAGE
REGULATOR
VERTICAL
RESISTOR
BRIDGE
HORIZONTAL
OVERSIZE-
BVLANKING SIMPLIFIED
VERTICAL-
COUNTDOW
50-60Hz
VERTICAL
SAWTOOTH-
GENERATOR
VERTICAL
AMPLITUDE
ADJUSTMENT
VERTICAL
S-CORRECTION
AND
V-OVERSIZE
AMPLITUDE
MODULATOR
FUNCTION
BUS
INTERFACE
PLL
FOR
DOUBLE
LINE-FREQUENCY
Vertical
Oversize
AGCPulse AGCCapacitor
V_DC
STV2145
33nFC_VERT
GND
SDA
SCL
BUS
V_RETR
HFLY_INR
LPF
22k
VERTICAL
PULSE
(FROM
STV2112/16/18)
220nF
4.7k
4.7nF
O_BLK
REG
SENSM
SENSP
CRT
BOARD
HEATER
WINDING
(POS.
FLYBACK) R3 R1
EW_IN
3.3nF
MODULATOR
1nF
270k
BCL
BREATH
RSENS
10nF
10nF
13V
10k
26V
220nF
CC1
BC547
SMD
typ
1.5nF
26V
FR_OUT
13V
VERTICAL
YOKE
3.3k
10k
2145-02.EPS
BLOCK DIAGRAM
STV2145

3/17
2C BUS INFORMATIONSlave Address
hex 8C/8D
MSB LSB 000 110 R/W
Address Mapping (write mode)
= don’t care bits, not usedfor the decodingof the subaddress.
Subaddress Data Bits
Binary Hex MSB LSB

xxxxx000 x0orx8 TEST_MODE
VERTICAL
OVERSIZE
BLANKING2
VERTICAL
OVERSIZE
BLANKING1
S_CORRECTION
xxxxx001 x1orx9 V_AMPLITUDE
xxxxx010 x2orxA TEST_MODE SUB_TITLE V_DC
xxxxx011 x3orxB
HORIZONTAL
OVERSIZE
BLANKING2
HORIZONTAL
OVERSIZE
BLANKING1
EW_AMPLITUDE
xxxxx100 x4orxC EW_SHAPE
xxxxx101 x5orxD EW_LOW EW_TILT
xxxxx110 x6orxE TEST_MODE H_WIDTH
Subaddress0 (hex 00):
Vertical Oversize Blanking& S_CORRECTION
MSB LSB
TEST _MODE OV_BLK_VERT2 OV_BLK_VERT1 S3 S2 S1 S0
TEST_MODE :0 : Normal operations : Reservedfor SGS-THOMSON test
OV_BLK_VERT1,
OV_BLK_VERT2 Vertical oversize blanking (register SUB_TITLEin subadressX2or XA)
(see Table1)
Table1 Mode
Sent
Frequency
(via VRET)
OV_BLK_VERT
OV_BLK_VERT SUB_TITLE
Start Blanking
(middleof line)
End Blanking
(middleof line)

STANDARD4:3 50Hz
60Hz 0 0 0 No Blanking
SUBTITLE 50Hz
60Hz Don’t Care Don’t Care 1 302
ZOOM1 50Hz
60Hz 01 0 285
ZOOM2 50Hz
60Hz 11 0 278
BLANK 50Hz
60Hz 1 0 0 Full Blanking
S1, S2, S3, S4: S-CORRECTION
0000 (hex00): Maximal S-CORRECTION
1111 (hex0F): Minimal S-CORRECTION (vertical sawtooth flat)
STV2145

4/17
2C BUS INFORMATION (continued)Subaddress1 (hex 01): Vertical Sawtooth Amplitude
MSB LSB V5 V4 V3 V2 V1 V0
V6, V5, V4, V3,
V2, V1, V0 V_AMPLITUDE
0000000 (hex 00): Minimal V_AMPLITUDE (0.46VPPon SENSP/SENSM)
1111111 (hex 7F): Maximal V_AMPLITUDE (1.16VPPon SENSP/SENSM)
Subaddress2 (hex 02):
Vertical Shift& Vertical Position
MSB LSB
TEST_MODE SUB_TITLE V4 V3 V2 V1 V0
TEST_MODE :0 : Normal operations : Reserved forSGS-THOMSON test
SUB_TITLE : DC shiftof verticalsawtooth : Normal operations : Vertical Sawtooth shifted by 90mV upwards and unsymmetrical vertical
oversize blanking(if nominal amplitude= V_AMPLITUDE= hex40)
V4, V3, V2, V1,V0: Vertical position (V_DC)
00000 (hex 00): Minimal position(picture shifted downby -65mVon SENSP/SENSM)
11111 (hex 1F): Maximal position (picture shiftedupby +65mVon SENSP/SENSM)
Subaddress3 (hex 03):
HorizontalOversize Blanking& EW-Amplitude
MSB LSB
OV_BLK_HOR2 OV_BLK_HOR1 E4 E3 E2 E1 E0
OV_BLK_HOR1,
OV_BLK_HOR2 Horizontal oversize blanking (see Table2)
Table2 Mode OV_BLK_HOR2 OV_BLK_HOR1
Referenceis Rising Edge Positive HFLY-Back (μs)
Startof Blanking Endof Blanking

STANDARD4:3 0 Don’t Care 0 11.5
ZOOM1 (14:9) 1 0 -1.7 13.7
ZOOM2 (16:9) 1 1 -3.2 15.2
E4, E3, E2, E1,E0: EW-AMPLITUDE
00000 (hex 00): Maximal parabola amplitude= 0.74Vfor EW_LOW=0; 0.48Vfor
EW_LOW=1
11111 (hex 1F): Minimal parabola amplitude= 0.26Vfor EW_LOW=0; 0.0Vfor
EW_LOW=1
Subaddress4 (hex 04):
EW_SHAPE
EW_SHAPE : 0000 (hex 00): Maximal parabola flattening (flattened cornersof parabola)
1111 (hex 0F): Minimalparabola flattening (ideal parabola)
STV2145

5/17
2C BUS INFORMATION (continued)Subaddress5 (hex 05): EW_Parabola Range Switch& East-West- Tilt Adjustment
MSB LSB
EW_LOW T4 T3 T2 T1 T0
EW_LOW : Switchfor parabola amplitude range : Parabola amplitude from 0.26to 0.74V : Parabola amplitude from0to 0.48V
T4, T3, T2, T1, T0: East-westtilt (unsymmetry)
00000 (hex 00): Minimal position: parabola unsymmetrical, (higher on the topof
the picture)
10000 (hex 10): Parabolasymmetrical
11111 (hex 1F): Maximal position: parabola unsymmetrical, (loweron the topof
the picture)
Subaddress6 (hex 06):
Picture Width (H_WIDTH)
MSB LSB
TEST_MODE W5 W4 W3 W2 W1 W0
TEST_MODE :0 : Normal operations : Reserved forSGS-THOMSON test
W5, W4, W3, W2,
W1, W0 H_WIDTH (picture width)
000000 (hex 00): Minimal position: DC_Valueof parabola minimal
111111 (hex 3F): Maximal position: DC_Valueof parabolamaximal
Output Signals (Read Mode)

MSB LSB
PON_RESET S60/50 VCO_LOCK VERS_NBR VERS_EXT
PON_RESET :1 :If Voltage drop has been detected (riskof data lossin latch memory)
S60/50 :0 :If VRET frequency= 50Hz :If VRET frequency= 60Hz
VCO_LOCK :0 :If PLL FH2is outof frequencyor phase :If PLL FH2 has locked
VERS_NBR : Numberof actual cut (for SGS-THOMSON use)
VERS_EXT : Numberof metal version (for SGS-THOMSON use)
STV2145

6/17
ABSOLUTE MAXIMUM RATINGS
Symbol Parameter Value Unit

VCC Supply Voltage (pin5) 9 V
VSCL,VSDA Separated Protection Structuresto these Pins1 and2 6 V
VSENSP,VSENSM No Protection Diodesto VCCin Orderto Allow Half Bridge
Operation (Pins15 and 16) V
Toper Operating Ambient Temperature 0, +70 °C
Tstg Storage Temperature -55, +150 °C
2145-02.TBL
THERMAL DATA
Symbol Parameter Value Unit

Rth(j-a) Junction-ambient Thermal Resistance Max. 70 o C/W
2145-03.TBL
ELECTRICAL CHARACTERISTICS
(VCC= 7.8V,Tamb =25°C, unless otherwise specified)
Symbol Parameter Test Conditions Min. Typ. Max. Unit

SUPPLY (Pin5) (see Note1)
Pmax Total Power Consumption Typical power consumption 0.15 W
Imax Current Capability (Pin4) Maximum current pulled downby Pin4 15 mA
Line Ripple Rejection
(see Note2)
External transistor,Pin4 connected with
3.3kΩ against Power Supply (e.g. 12V;
recommended current into REG= 1mA),ΔVCC / ΔVpower
-35 dB
Load Regulation
(see Note2)
External transistor,Pin4 connected with
3.3kΩ against Power Supply (12V),ΔVCC/ ΔIE(regulationtransistor) mV/mA
VNOM Regulation Voltage External regulationtransistor, Pin4
connectedvia 3.3kΩ resistor against 12V
7.5 7.8 8.2 V2C BUS (Pins1 and2)
VTH Input Threshold Voltage 1.5 2.1 2.7 V
IBUS Input Current V1 andV2 =5V 40 μA
Data Saturation Voltage Open collectorof pull-down transistorat
5mA
0.5 V
Pull-down Current No pull-down capability.
Pin1 can’tbe pulled downto slow down
clock SCL ofmicroprocessor
fMax. Maximum Toggle Frequency 200 kHz
TIME BASE GENERATION INTERFACES
HFLY INTERFACE (Pin 10)
Polarityof Horizontal Flyback Preferable heater-windingof EHT-
transformer (flyback voltage positive
during horizontal flyback)
Positive
VTH Threshold Voltage VBE voltage comparator 0.5 0.7 1.0 V
VCLP Positive Clamp Voltage Clamping voltage= VTH +VBE 1.6 V
ICLPP Maximum Positive Clamping
Current
Input voltage exceeds positive clamping
voltage
4mA
VCLP Negative Clamping Voltage Clamping voltage= VTH -VBE 0V
ICLPP Minimum Negative
Clamping Current
Input voltage smaller than negative
clamping voltage mA
2145-04.TBL
Notes:
1. Supply voltageis regulatedvia external seriesregulator transistor. Parameterisnot tested during production,butitis guaranteedbythe design and qualifiedby meansof cornerlots.
STV2145

7/17
ELECTRICAL CHARACTERISTICS (continued) (VCC= 7.8V, Tamb =25°C,unless otherwise specified)
Symbol Parameter Test Conditions Min. Typ. Max. Unit

TIME-BASE GENERATION INTERFACES (continued)
OVERSIZE BLANKING OUTPUT (Pin11) (see Note3) Output Current VOBLK (Saturation Voltage)< 0.5V 10 mA Output Voltage IOBLK= 5mA 0 0.4 V
tR,tF Rise Time/ Fall Time Output Load= 2.2kΩ against VCC 100 ns
HORIZONTAL OVERSIZE BLANKING (Pin11) (see Figure1)
OBR
OBL
Horizontal Oversize Bus register OV_BLK_HOR1,2= (00) -0.3
OBR
OBL
Horizontal Oversize Bus register OV_BLK_HOR1,2= (01) 1.45
1.9 μsμs
OBR
OBL
Horizontal Oversize Bus register OV_BLK_HOR1,2= (11) 2.95
3.6 μsμs
OBR
OBL
Horizontal Oversize
Blanking Unsymmetry
Bus register OV_BLK_HOR1,2= (11) -0.4 0.2 0.8 μs
FH2 PHASE COMPARATOR (Pin6)
IOUT Output Current 100 μA Current Ratio Ratioof charging/ discharging current
(unsymmetry)
VRET INTERFACE (Pin3)
Polarityof VRET Negative pulse, starts the vertical retrace Negative
VTH Threshold Voltage VCC= 7.8V (threshold value derived from VCC) 2.7 3.0 3.3 V
IIN Input Current InputVoltage:0V< VVRET< 7.8V -5 +5 μA
VERTICAL DEFLECTION
VERTICAL LOGIC (countdown circuitfor vertical deflection, 50/60Hz recognition and verticaloversize blanking)
Free Running Period No V_Sync pulses (VRET) present 377 lines
Search Window 60Hz 240 277 lines
VERTICAL OVERSIZE BLANKING (countdown circuit used alsofor vertical oversize blanking) (Pin 11)
Oversize Blanking Disable OV_BLK_VERT1,2= (0,0)
SUB_TITLE=0; thereisno influenceof50or
60Hz Mode (OBLK always low-level) Blanking
VerticalOversize Blanking
SubtitleMode
SUB_TITLE=1; values arethe blanked lines
Input Frequency fVRET= 50Hz
Input Frequency fVRET= 60Hz
middle line
Vertical Oversize Blanking
Zoom1 Mode
OV_BLK_VERT1,2= (1,0)
SUB_TITLE=0; values arethe blanked lines
Input Frequency fVRET= 50Hz
Input Frequency fVRET= 60Hz
middle line
Vertical Oversize Blanking
Zoom2 Mode
OV_BLK_VERT1,2= (1,1)
SUB_TITLE=0; values arethe blanked lines
Input Frequency fVRET= 50Hz
Input Frequency fVRET= 60Hz
middle line
Vertical Oversize Blanking
Blank Mode
OV_BLK_VERT1,2= (0,1)
SUB_TITLE=0; thereisno influenceof50or
60Hz Mode (OBLK always high-level)
Full Blanking
2145-05.TBL
Notes:
3. Open collectoroutput, polarity positive: High (high impedance): oversizeblanking
Low (transistor pulledto Ground):no blanking
STV2145

8/17
ELECTRICAL CHARACTERISTICS (continued)(VCC= 7.8V, Tamb =25°C, unless otherwise specified)
Symbol Parameter Test Conditions Min. Typ. Max. Unit

VERTICAL DEFLECTION (continued)
VERTICAL RAMP GENERATOR (see Figure2) (see Note6)
VSAW Sawtooth Amplitude
Min. Value
Max. Value
S_CORRECTION= 1111
Register V_AMPLITUDE minimum (0000000) value VPPfor 190 lines
difference maximum (1111111) value VPPfor 190 lines
difference
VMID Sawtooth DC-Level
Nom. Value
Min. Value
Max. Value
SUB_TITLE=0
Register V_DC= (10000); (no V-shift)
Register V_DC= (00000); (UP-shift)
Register V_DC= (11111); (DOWN-shift)
V_SUBTITLE (see Note7)
SUB_TITLE Vertical DC-Shift
for Subtitle Mode
Register SUB_TITLE=1 (thisvalue affectsa
vertical UP-shiftof about20 lines) 90 110 mV
VERTICAL S-CORRECTION (seeFigure3) (See Notes4 and5)
TFMID MiddleFix Point 50Hz Mode; measurement method: difference
SCOMAX- SCOMINis measuredat line 160 and
174;the middle line TFMIDis calculatedby linear
interpolation (for 60Hz, the middle line shiftsto
line 140; not measured)
157 167 177 line
ΔVFUP
ΔVFLOW
Fix-Point
Upperat line72
Lowerat line 262
50Hz Mode
Difference ΔVFUP= SCOMAX- SCOMIN measured line72if V_AMPLITUDE= (1111111)
Difference ΔVFLOW= SCOMAX- SCOMIN measured line 262if V_AMPLITUDE= (1111111)
ΔVSAWMAX Maximum Correction
Voltage line 127 line 207
50Hz Mode
Difference ΔVFUP= SCOMAX- SCOMIN measured line 127if V_AMPLITUDE= (1111111)
Difference ΔVFLOW= SCOMAX- SCOMIN measured line 207if V_AMPLITUDE= (1111111)
VERTICAL BREATHING (Pin9) (Breathing effect BR= 100%* (VSAW -VSAWB)/ VSAW)
(see Notes4 and5) (see Figure4)
BRMin
BRMax
Breathing Effect
Min. Value
Max. Value= 7.8V= 1.5V measurementat line72 and 262
VERTICAL BRIDGE AND OUTPUT STAGE (see Figure5)
Sense Input Voltage
Min. Value
Max. Value
Input Pins16 and15- Differential input
(see Note2)
V14≤3V
V14≤5V
Input Impedance
(Pins 15-16)
Resistor valueofthe internal resistor-bridge 15 kΩ
IOUT Output Current
(Pin14)
V14= 3V,V16 and V15> 10V ±100 μA
VOUT Output Voltage
(Pin14)
Min. Value
Max. Value
V16> 10V
ΔIOUT /ΔVIN Transconductance
(Pin14)
Input voltage ΔVIN= differencevoltage between
Pin16 and Pin15
0.5 mA/V
2145-06.TBL
Notes:
2. Parameterisnot tested during production,butitis guaranteedbythe design and qualifiedby meansof cornerlots. Parameteris measuredin EWS, with limits enlarged dueto testeraccuracy Vertical output signalslike vertical sawtooth, breathingand S-correctioncan onlybe measuredvia externaltest circuit (see
Figure 10). VoltageVSAW onlyindirectlymeasurable viaapplicationcircuitin closed loopcondition (voltage-drop acrossRSENS) forallvertical
functions: see Note5. DC-shiftof internal sawtooth-voltage; thus maintenanceof fix-pointsfor EW-Parabolaand S-CORRECTION
STV2145

9/17
ic,good price


TEL:86-533-2716050      FAX:86-533-2716790
   

©2020 IC PHOENIX CO.,LIMITED