STM8S105S4T6C ,Mainstream Access line 8-bit MCU with 16 Kbytes Flash, 16 MHz CPU, integrated EEPROMBlock diagram 10 4 Product overview .... 11 4.1 Single wire interface module (SWIM) and debug modu ..
STM8S105S4T6CTR ,Mainstream Access line 8-bit MCU with 16 Kbytes Flash, 16 MHz CPU, integrated EEPROMElectrical characteristics 42 10.1 Parameter conditions ....... 42 10.1.1 Minimum and maximum valu ..
STM8S105S6T3C ,Mainstream Access line 8-bit MCU with 16 Kbytes Flash, 24 MHz CPU, integrated EEPROMThermal characteristics . 45 Table 19: General operating conditions . 45 Table 20: Operating condit ..
STM8S105S6T6C ,Mainstream Access line 8-bit MCU with 16 Kbytes Flash, 24 MHz CPU, integrated EEPROMBlock diagram 10 4 Product overview .... 11 4.1 Single wire interface module (SWIM) and debug modu ..
STM8S207C6T6 ,Mainstream Performance line 8-bit MCU with 32 Kbytes Flash, 24 MHz CPU, integrated EEPROMFeatures■ Core–Max f : up to 24 MHz, 0 wait states @ CPUf ≤ 16 MHzCPU LQFP80 14x14 LQFP64 14x14 LQ ..
STM8S207C6T6 ,Mainstream Performance line 8-bit MCU with 32 Kbytes Flash, 24 MHz CPU, integrated EEPROMElectrical characteristics . . . . 5110.1 Parameter conditions 5110.1.1 Minimum and maxim ..
SY88315BLMG , 3.3V, 3.2Gbps CML Low-Power Limiting Post Amplifier w/TTL Signal Detect
SY88343BLEY , 3.3V, 3.2Gbps CML Limiting Post Amplifier with High Gain TTL Loss-of-Signal
SY88343BLEY , 3.3V, 3.2Gbps CML Limiting Post Amplifier with High Gain TTL Loss-of-Signal
SY88343BLEYTR , 3.3V, 3.2Gbps CML Limiting Post Amplifier with High Gain TTL Loss-of-Signal
SY88343BLMG , 3.3V, 3.2Gbps CML Limiting Post Amplifier with High Gain TTL Loss-of-Signal
SY88343BLMG , 3.3V, 3.2Gbps CML Limiting Post Amplifier with High Gain TTL Loss-of-Signal
STM8S105C4T6-STM8S105C6T6-STM8S105K4T3C-STM8S105K4T6C-STM8S105K6T3C-STM8S105K6T6C-STM8S105S4T6C-STM8S105S4T6CTR-STM8S105S6T3C-STM8S105S6T6C
Mainstream Access line 8-bit MCU with 16 Kbytes Flash, 16 MHz CPU, integrated EEPROM
Communications interfaces UART with clock output for synchronous operation, Smartcard, IrDA, LIN • SPI interface up to 8 Mbit/s • I2 C interface up to 400 Kbit/s
Analog-to-digital converter (ADC) 10-bit, ±1 LSB ADC with up to 10 multiplexed channels, scan mode and analog watchdog
I/Os Up to 38 I/Os on a 48-pin package including 16 high sink outputs • Highly robust I/O design, immune against current injection
Development support Embedded single wire interface module (SWIM) for fast on-chip programming and non-intrusive debugging
Unique ID 96-bit unique key for each device
Table 1: Device summary 1/99
Contents Introduction ....................................................................................... 8 Description ........................................................................................ 9 Block diagram ................................................................................. 10 Product overview ............................................................................ 11 4.1 Single wire interface module (SWIM) and debug module (DM) ....... 11
4.2 Interrupt controller ........................................................................... 12
4.3 Flash program and data EEPROM memory .................................... 12
4.4 Clock controller ............................................................................... 13
4.5 Power management ........................................................................ 14
4.6 Watchdog timers ............................................................................. 14
4.7 Auto wakeup counter ...................................................................... 15
4.8 Beeper ............................................................................................ 15
4.9 TIM1 - 16-bit advanced control timer ............................................... 15
4.10 TIM2, TIM3 - 16-bit general purpose timers .................................... 15
4.11 TIM4 - 8-bit basic timer ................................................................... 16
4.12 Analog-to-digital converter (ADC1) ................................................. 16
4.13 Communication interfaces ............................................................... 17
4.13.1 UART2 .............................................................................................. 17
4.13.2 SPI .................................................................................................... 17
4.13.3 I²C ..................................................................................................... 18
Pinout and pin description ............................................................ 19 5.1 STM8S105 pinouts and pin description ........................................... 19
5.1.1 Alternate function remapping ........................................................... 24
Memory and register map .............................................................. 25 6.1 Memory map ................................................................................... 25
6.2 Register map ................................................................................... 26
6.2.1 I/O port hardware register map ........................................................ 26
6.2.2 General hardware register map ........................................................ 27
6.2.3 CPU/SWIM/debug module/interrupt controller registers .................. 34
Interrupt vector mapping ............................................................... 36 Option bytes .................................................................................... 37 Unique ID ......................................................................................... 41 2/99 DocID14771 Rev 13
10 Electrical characteristics ............................................................... 42 10.1 Parameter conditions ...................................................................... 42
10.1.1 Minimum and maximum values ........................................................ 42
10.1.2 Typical values ................................................................................... 42
10.1.3 Typical curves ................................................................................... 42
10.1.4 Typical current consumption ............................................................ 42
10.1.5 Loading capacitor ............................................................................. 43
10.1.6 Pin input voltage ............................................................................... 43
10.2 Absolute maximum ratings .............................................................. 43
10.3 Operating conditions ....................................................................... 45
10.3.1 VCAP external capacitor .................................................................. 46
10.3.2 Supply current characteristics .......................................................... 47
10.3.3 External clock sources and timing characteristics ............................ 56
10.3.4 Internal clock sources and timing characteristics ............................. 58
10.3.5 Memory characteristics ..................................................................... 60
10.3.6 I/O port pin characteristics ................................................................ 61
10.3.7 Typical output level curves ............................................................... 64
10.3.8 Reset pin characteristics .................................................................. 68
10.3.9 SPI serial peripheral interface .......................................................... 70
10.3.10 I2C interface characteristics ............................................................. 73
10.3.11 10-bit ADC characteristics ................................................................ 74
10.3.12 EMC characteristics .......................................................................... 77
11 Package information ...................................................................... 80 11.1 48-pin LQFP package mechanical data .......................................... 80
11.2 44-pin LQFP package mechanical data .......................................... 81
11.3 32-pin LQFP package mechanical data .......................................... 82
11.4 32-lead UFQFPN package mechanical data ................................... 84
11.5 SDIP32 package mechanical data .................................................. 85
12 Thermal characteristics ................................................................. 87 12.1 Reference document ....................................................................... 87
12.2 Selecting the product temperature range ........................................ 87
13 Ordering information ...................................................................... 89
14 STM8S105 FASTROM microcontroller option list ....................... 90
15 STM8 development tools ............................................................... 94 15.1 Emulation and in-circuit debugging tools ......................................... 94 DocID14771 Rev 13 3/99
15.2 Software tools ................................................................................. 94 15.2.1 STM8 toolset .................................................................................... 94
15.2.2 C and assembly toolchains .............................................................. 95
15.3 Programming tools .......................................................................... 95
16 Revision history .............................................................................. 96
17 Disclaimer ....................................................................................... 99 4/99 DocID14771 Rev 13
List of tables Table 1: Device summary ........................................................................................................................... 1 Table 2: STM8S105xx access line features ............................................................................................... 9 Table 3: Peripheral clock gating bit assignments in CLK_PCKENR1/2 registers .................................... 14 Table 4: TIM timer features ....................................................................................................................... 16 Table 5: Legend/abbreviations for pinout tables ....................................................................................... 19 Table 6: Pin description for STM8S105 microcontrollers ......................................................................... 22 Table 7: Flash, Data EEPROM and RAM boundary addresses ............................................................... 26 Table 8: I/O port hardware register map ................................................................................................... 26 Table 9: General hardware register map .................................................................................................. 27 Table 10: CPU/SWIM/debug module/interrupt controller registers .......................................................... 34 Table 11: Interrupt mapping ...................................................................................................................... 36 Table 12: Option bytes .............................................................................................................................. 37 Table 13: Option byte description ............................................................................................................. 38 Table 14: Description of alternate function remapping bits [7:0] of OPT2 ................................................ 39 Table 15: Unique ID registers (96 bits) ..................................................................................................... 41 Table 16: Voltage characteristics .............................................................................................................. 43 Table 17: Current characteristics .............................................................................................................. 44 Table 18: Thermal characteristics ............................................................................................................. 45 Table 19: General operating conditions .................................................................................................... 45 Table 20: Operating conditions at power-up/power-down ........................................................................ 46 Table 21: Total current consumption with code execution in run mode at VDD = 5 V ............................. 47 Table 22: Total current consumption with code execution in run mode at VDD = 3.3 V .......................... 48 Table 23: Total current consumption in wait mode at VDD = 5 V ............................................................. 49 Table 24: Total current consumption in wait mode at VDD = 3.3 V .......................................................... 49 Table 25: Total current consumption in active halt mode at VDD = 5 V ................................................... 50 Table 26: Total current consumption in active halt mode at VDD = 3.3 V ................................................ 51 Table 27: Total current consumption in halt mode at VDD = 5 V ............................................................. 51 Table 28: Total current consumption in halt mode at VDD = 3.3 V .......................................................... 52 Table 29: Wakeup times ........................................................................................................................... 52 Table 30: Total current consumption and timing in forced reset state ...................................................... 53 Table 31: Peripheral current consumption ................................................................................................ 53 Table 32: HSE user external clock characteristics ................................................................................... 56 Table 33: HSE oscillator characteristics ................................................................................................... 56 Table 34: HSI oscillator characteristics ..................................................................................................... 58 Table 35: LSI oscillator characteristics ..................................................................................................... 59 Table 36: RAM and hardware registers .................................................................................................... 60 Table 37: Flash program memory/data EEPROM memory ...................................................................... 60 Table 38: I/O static characteristics ............................................................................................................ 61 Table 39: Output driving current (standard ports) ..................................................................................... 63 Table 40: Output driving current (true open drain ports) .......................................................................... 63 Table 41: Output driving current (high sink ports) .................................................................................... 63 Table 42: NRST pin characteristics .......................................................................................................... 68 Table 43: SPI characteristics .................................................................................................................... 71 Table 44: I2C characteristics .................................................................................................................... 73 Table 45: ADC characteristics .................................................................................................................. 74 Table 46: ADC accuracy with RAIN < 10 kΩ , VDDA= 5 V ...................................................................... 75 Table 47: ADC accuracy with RAIN < 10 kΩ RAIN, VDDA = 3.3 V .......................................................... 76 Table 48: EMS data .................................................................................................................................. 78 Table 49: EMI data .................................................................................................................................... 78 Table 50: ESD absolute maximum ratings ............................................................................................... 79 Table 51: Electrical sensitivities ................................................................................................................ 79 Table 52: 48-pin low profile quad flat package mechanical data .............................................................. 80 Table 53: 44-pin low profile quad flat package mechanical data .............................................................. 81 DocID14771 Rev 13 5/99
