SNJ54AS885JT ,8-Bit Magnitude Comparators SN54AS885, SN74AS885 8-BIT MAGNITUDE COMPARATORS SDAS236A – DECEMBER 1982 – REVISED JANUARY 1995S ..
SNJ54BCT2240J ,Octal Buffers And Line/MOS Drivers With 3-State Outputs SN54BCT2240, SN74BCT2240OCTAL BUFFERS AND LINE/MOS DRIVERSWITH 3-STATE OUTPUTSSCBS030E − SEPTEMBER ..
SNJ54BCT245J ,Octal Bus Transceivers With 3-State Outputsmaximum ratings over operating free-air temperature range (unless otherwise noted)Supply voltage ra ..
SNJ54BCT543W ,Octal Registered Transceivers With 3-State Outputs SCBS026C − NOVEMBER 1988 − REVIS ..
SNJ54F00J ,Quadruple 2-Input Positive-NAND Gatesmaximum ratings over operating free-air temperature range (unless otherwise noted)Supply voltage ra ..
SNJ54F02J ,Quadruple 2-Input Positive-NOR Gateselectrical characteristics over recommended operating free-air temperature range (unlessotherwise n ..
SPX3819R2-L , 500mA, Low-Noise LDO Voltage Regulator
SPX3819S , 500 mA, Low-Noise LDO Voltage Regulator
SPX3819S-1.8 , 500mA, Low-Noise LDO Voltage Regulator
SPX3819S-1.8 , 500mA, Low-Noise LDO Voltage Regulator
SPX3819S-2.5 , 500 mA, Low-Noise LDO Voltage Regulator
SPX3819S-L-1-8 , 500mA, Low-Noise LDO Voltage Regulator
SNJ54AS885JT
8-Bit Magnitude Comparators
SN54AS885... FK PACKAGE
(TOP VIEW)P > QIN
GND
P < QOUT
P > QOUT
NC – No internal connectionQ0
GND
> QOUT
< QOUT
> QIN
< QIN
L/ANC PLEP7
Transistors to Reduce dc Loading Effects Approximately 35% Improvement in
ac Performance Over Schottky TTL While
Performing More Functions Cascadable to n Bits While Maintaining
High Performance 10% Less Power Than STTL for an 8-Bit
Comparison Package Options Include Plastic
Small-Outline (DW) Packages, Ceramic
Chip Carriers (FK), and Standard Plastic
(NT) and Ceramic (JT) 300-mil DIPs
descriptionThese advanced Schottky devices are capable of
performing high-speed arithmetic or logic
comparisons on two 8-bit binary or two’s
complement words. Two fully decoded decisions
about words P and Q are externally available at
two outputs. These devices are fully expandable
to any number of bits without external gates. To
compare words of longer lengths, the P > QOUT
and P < QOUT outputs of a stage handling less
significant bits can be connected to the P > QIN
and P < QIN inputs of the next stage handling
more significant bits. The cascading paths are
implemented with only a two-gate-level delay to
reduce overall comparison times for long words.
Two alternative methods of cascading are shown
in application information.
The latch is transparent when P latch-enable
(PLE) input is high; the P-input port is latched
when PLE is low. This provides the designer with temporary storage for the P-data word. The enable circuitry
is implemented with minimal delay times to enhance performance when cascaded for longer words. The PLE,
P, and Q data inputs utilize pnp input transistors to reduce the low-level current input requirement to typically
–0.25 mA, which minimizes dc loading effects.
The SN54AS885 is characterized for operation over the full military temperature range of –55°C to 125°C. The
SN74AS885 is characterized for operation from 0°C to 70°C.
