SNJ54ACT373J ,Octal D-type Transparent Latches With 3-State Outputs SN54ACT373, SN74ACT373 OCTAL D-TYPE TRANSPARENT LATCHESWITH 3-STATE OUTPUTSSCAS544E – OCTOBER 1995 ..
SNJ54ACT374FK ,Octal D-type Edge-Triggered Flip-Flops With 3-State OutputsSN54ACT374, SN74ACT374OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPSWITH 3-STATE OUTPUTSSCAS539F − OCTOBER ..
SNJ54AHC02J ,Quadruple 2-Input Positive-NOR GatesELECTRICAL CHARACTERISTICSover operating free-air temperature range (unless otherwise noted)T = –55 ..
SNJ54AHC138FK ,3-Line To 8-Line Decoders/DemultiplexersSN54AHC138, SN74AHC1383-LINE TO 8-LINE DECODERS/DEMULTIPLEXERSSCLS258L − DECEMBER 1995 − REVISED JU ..
SNJ54AHC373W ,Octal-Transparent D-type Latches With 3-State Outputs SN54AHC373, SN74AHC373 OCTAL TRANSPARENT D-TYPE LATCHESWITH 3-STATE OUTPUTSSCLS235I – OCTOBER 1995 ..
SNJ54AHC541W ,Octal Buffers/Drivers With 3-State OutputsElectrical Characteristics....... 512 Device and Documentation Support........ 126.6 Switching Char ..
SPX2920U-5.0 , 400mA Low Drop Out Voltage Regulator with Shutdown
SPX29302T5-L , 3A Guaranteed Output Current
SPX2940T-2.5 , 1A Low Dropout Voltage Regulator Fixed Output, Fast Response
SPX2940T-5.0 , 1A Low Dropout Voltage Regulator Fixed Output, Fast Response
SPX2941U5 , 1A Low Dropout Voltage Regulator, Adjustable Output, Fast Response
SPX29500U-3.3 , 5A Low Dropout Voltage Regulator Adjustable & Fixed Output, Fast Response Time
SNJ54ACT373J
Octal Transparent Latch with TRI-STATE Outputs
description/ordering informationThese 8-bit latches feature 3-state outputs
designed specifically for driving highly capacitive
or relatively low-impedance loads. The devices
are particularly suitable for implementing buffer
registers, I/O ports, bidirectional bus drivers, and
working registers.
The eight latches are D-type transparent latches.
When the latch-enable (LE) input is high, the Q
outputs follow the data (D) inputs. When LE is
taken low, the Q outputs are latched at the logic
levels set up at the D inputs.
A buffered output-enable (OE) input can be used
to place the eight outputs in either a normal logic
state (high or low logic levels) or the
high-impedance state. In the high-impedance
state, the outputs neither load nor drive the bus
lines significantly. The high-impedance state and
increased drive provide the capability to drive bus
lines in bus-organized systems without need for
interface or pullup components.
OE does not affect the internal operations of the latches. Old data can be retained or new data can be entered
while the outputs are in the high-impedance state.
To ensure the high-impedance state during power up or power down, OE should be tied to VCC through a pullup
resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
ORDERING INFORMATION†Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are
available at www.ti.com/sc/package.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
GND1QOE5D
GND
SN54ACT373... FK PACKAGE
(TOP VIEW)
