IC Phoenix
 
Home ›  SS81 > SN75LVDS86A-SN75LVDS86ADGG-SN75LVDS86ADGGR-SN75LVDS86ADGGRG4,FlatLink(TM) Receiver
SN75LVDS86A-SN75LVDS86ADGG-SN75LVDS86ADGGR-SN75LVDS86ADGGRG4 Fast Delivery,Good Price
Part Number:
If you need More Quantity or Better Price,Welcom Any inquiry.
We available via phone +865332716050 Email
Partno Mfg Dc Qty AvailableDescript
SN75LVDS86ATIN/a1286avaiFlatLink(TM) Receiver
SN75LVDS86ADGGTIN/a63avaiFlatLink(TM) Receiver
SN75LVDS86ADGGRTIN/a31975avaiFlatLink(TM) Receiver
SN75LVDS86ADGGRG4TEXAS ?N/a3774avaiFlatLink(TM) Receiver 48-TSSOP


SN75LVDS86ADGGR ,FlatLink(TM) Receivermaximum ratings over operating free-air temperature range (unless otherwise noted)Supply voltage ra ..
SN75LVDS86ADGGRG4 ,FlatLink(TM) Receiver 48-TSSOP maximum ratings over operating free-air temperature range (unless otherwise noted)Supply voltage ra ..
SN75LVDS86DGG ,FlatLink(TM) Receiverblock diagramSerial-In/Parallel-Out Shift RegisterA0PSerial InD0A0MD1A, B, ...GCLKD2D3D4D5Serial-In ..
SN75LVDS86DGGR ,FlatLink(TM) Receivermaximum ratings over operating free-air temperature range (unless otherwise noted)Supply voltage ra ..
SN75LVDS9637D ,HIGH-SPEED DIFFERENTIAL LINE RECEIVERSlogic diagram (positive logic)(positive logic)8421AG1Y12 7G 1B623 31A2A2Y1Y511B 2B652A2Y72B103A 113 ..
SN75LVDS9637DR ,High-Speed Differential Line Receivers 8-SOIC 0 to 70maximum ratings over operating free-air temperature range (unless otherwise noted)Supply voltage ra ..
SPN8822ATS8RG , Common-Drain Dual N-Channel Enhancement Mode MOSFET
SPN8822ATS8RG , Common-Drain Dual N-Channel Enhancement Mode MOSFET
SPP02N60S5 ,for lowest Conduction LossesFeatureR 3 ΩDS(on)• New revolutionary high voltage technologyI 1.8 AD• Ultra low gate chargeP-TO263 ..
SPP02N80C3 ,for lowest Conduction Losses & fastest SwitchingPlease note: Infineon has changed the CoolMOS 800V C2 marking to C3. 800V C2 ...CharacteristicsParameter Symbol Conditions Values Unitmin. typ. max.V V =0V, I =0.25mA 800 - - VDra ..
SPP02N80C3 ,for lowest Conduction Losses & fastest SwitchingPlease note: Infineon has changed the CoolMOS 800V C2 marking to C3. 800V C2 ...FeatureR 2.7 ΩDS(on)• New revolutionary high voltage technologyI 2 AD• Ultra low gate chargeP-TO220 ..
SPP03N60C3 ,for lowest Conduction Losses & fastest SwitchingCharacteristics, at T =25°C unless otherwise specifiedjParameter Symbol Conditions Values Unitmin. ..


SN75LVDS86A-SN75LVDS86ADGG-SN75LVDS86ADGGR-SN75LVDS86ADGGRG4
FlatLink(TM) Receiver
Three Data Channels and ClockLow-Voltage Differential Channels In and
21 Data and Clock Low-Voltage TTL
Channels Out
Operates From a Single 3.3-V Supply Tolerates 4-kV HBM ESD Packaged in Thin Shrink Small-Outline
Package (TSSOP) With 20-Mil Terminal
Pitch
Consumes Less Than 1 mW When Disabled Wide Phase-Lock Input Frequency Range
of 31 MHz to 68 MHz
No External Components Required for PLL Inputs Meet or Exceed the Standard
Requirements of ANSI EIA/TIA-644
Standard
Improved Replacement for the DS90C364
and SN75LVDS86
Improved Jitter Tolerance See SN65LVDS86A-Q1 Data Sheet for
Information About the Automotive
Qualified Version


description

The SN65LVDS86A/SN75LVDS86A FlatLink� receiver contains three serial-in 7-bit parallel-out shift registers
and four low-voltage differential signaling (LVDS) line receivers in a single integrated circuit. These functions
allow receipt of synchronous data from a compatible transmitter, such as the SN75LVDS81, ’83, ’84, or ’85, over
four balanced-pair conductors and expansion to 21 bits of single-ended low-voltage LVTTL synchronous data
at a lower transfer rate.
When receiving, the high-speed LVDS data is received and loaded into registers at seven times the LVDS input
clock (CLKIN) rate. The data is then unloaded to a 21-bit-wide LVTTL parallel bus at the CLKIN rate. The
’LVDS86A presents valid data on the falling edge of the output clock (CLKOUT).
The ’LVDS86A requires only four line-termination resistors for the differential inputs and little or no control. The
data bus appears the same at the input to the transmitter and output of the receiver with the data transmission
transparent to the user(s). The only user intervention is the possible use of the shutdown/clear (SHTDN)
active-low input to inhibit the clock and shut off the LVDS receivers for lower power consumption. A low level
on this signal clears all internal registers to a low level.
The SN75LVDS86A is characterized for operation over ambient free-air temperatures of 0�C to 70�C. The
SN65LVDS86A is characterized for operation over the full Automotive temperature range of −40°C to 125°C.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
D19
D20
LVDSGND
A0M
A0P
A1M
A1P
LVDSVCC
LVDSGND
A2M
A2P
CLKINM
CLKINP
LVDSGND
PLLGND
PLLVCC
PLLGND
SHTDN
CLKOUT
D14
GND
D13CC
D12
D11
D10
GND
VCC
GND
VCC
GND
NC − Not connected
ic,good price


TEL:86-533-2716050      FAX:86-533-2716790
   

©2020 IC PHOENIX CO.,LIMITED