SN74SSTU32864ZKER ,25-Bit Configurable Registered Buffer with SSTL_18 Inputs and Outputs/sc/package.Please be aware that an important notice concerning availability, standard warranty, an ..
SN74SSTUB32866ZKER ,25-Bit Configurable Registered Buffer With Address-Parity Test 96-LFBGA -40 to 85SCAS792C–OCTOBER 2006–REVISED NOVEMBER 2007These devices have limited built-in ESD protection. The ..
SN74SSTV16857 ,14-Bit Registered Buffer With SSTL_2 Inputs and Outputs
SN74SSTV16859 ,13-Bit to 26-Bit Registered Buffer with SSTL_2 Inputs and Outputs SCES297D − FEBRUARY 2000 ..
SN74SSTV16859DGGR ,13-Bit to 26-Bit Registered Buffer with SSTL_2 Inputs and Outputsmaximum ratings over operating free-air temperature range (unless otherwise noted)Supply voltage ra ..
SN74SSTV16859RGQ8 ,13-Bit to 26-Bit Registered Buffer with SSTL_2 Inputs and Outputs/sc/package.Please be aware that an important notice concerning availability, standard warranty, an ..
SPA11N60C3 ,for lowest Conduction Losses & fastest SwitchingSPP11N60C3, SPB11N60C3SPI11N60C3, SPA11N60C3Cool MOS™ Power TransistorV @ T 650 VDS jmax
SPA11N65C3 ,for lowest Conduction Losses & fastest SwitchingCharacteristics, at T =25°C unless otherwise specifiedjParameter Symbol Conditions Values Unitmin. ..
SPA11N65C3. ,for lowest Conduction Losses & fastest SwitchingFeatureR 0.38 ΩDS(on)• New revolutionary high voltage technologyI 11 AD• Ultra low gate chargeP-TO2 ..
SPA11N65C3.. ,for lowest Conduction Losses & fastest SwitchingCharacteristicsParameter Symbol Conditions Values Unitmin. typ. max.Transconductance g V ≥2*I *R , ..
SPA11N80C3 ,for lowest Conduction Losses & fastest SwitchingPlease note: Infineon has changed the CoolMOS 800V C2 marking to C3. 800V C2 ...Characteristics, at T =25°C unless otherwise specifiedjParameter Symbol Conditions Values Unitmin. ..
SPA12N50C3 ,for lowest Conduction Losses & fastest SwitchingFeatureR 0.38 ΩDS(on)• New revolutionary high voltage technologyI 11.6 AD• Ultra low gate chargeP-T ..
SN74SSTU32864GKER-SN74SSTU32864ZKER
25-Bit Configurable Registered Buffer with SSTL_18 Inputs and Outputs
Chip-Select Inputs Gate the Data Outputsfrom Changing State and Minimizes System
Power Consumption Output Edge-Control Circuitry Minimizes
Switching Noise in an Unterminated Line Supports SSTL_18 Data Inputs Differential Clock (CLK and CLK) Inputs Latch-Up Performance Exceeds 100 mA Per
JESD 78, Class II ESD Protection Exceeds JESD 22
– 5000-V Human-Body Model (A114-A)
– 200-V Machine Model (A115-A)
– 1000-V Charged-Device Model (C101)
description/ordering informationThis 25-bit 1:1 or 14-bit 1:2 configurable registered buffer is designed for 1.7-V to 1.9-V VCC operation. In the
1:1 pinout configuration, only one device per DIMM is required to drive nine SDRAM loads. In the 1:2 pinout
configuration, two devices per DIMM are required to drive 18 SDRAM loads.
All inputs are SSTL_18, except the LVCMOS reset (RESET) and LVCMOS control (Cn) inputs. All outputs are
edge-controlled circuits optimized for unterminated DIMM loads and meet SSTL_18 specifications.
The SN74SSTU32864 operates from a differential clock (CLK and CLK). Data are registered at the crossing
of CLK going high and CLK going low.
The C0 input controls the pinout configuration of the 1:2 pinout from register-A configuration (when low) to
register-B configuration (when high). The C1 input controls the pinout configuration from 25-bit 1:1 (when low)
to 14-bit 1:2 (when high). C0 and C1 should not be switched during normal operation. They should be hard-wired
to a valid low or high level to configure the register in the desired mode. In the 25-bit 1:1 pinout configuration,
the A6, D6, and H6 terminals are driven low and should not be used.
The device supports low-power standby operation. When RESET is low, the differential input receivers are
disabled, and undriven (floating) data, clock, and reference voltage (V REF ) inputs are allowed. In addition, when
RESET is low, all registers are reset and all outputs are forced low. The LVCMOS RESET and Cn inputs always
must be held at a valid logic high or low level.
The two V REF pins (A3 and T3), are connected together internally by approximately 150 Ω. However, it is
necessary to connect only one of the two V REF pins to the external V REF power supply. An unused V REF pin
should be terminated with a V REF coupling capacitor.
ORDERING INFORMATION Package drawings, standard packing quantities, thermal data, symbolization, and PCB design
guidelines are available at www.ti.com/sc/package.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
