SN74S74NSR ,Dual D-Type Positive-Edge-Triggered Flip-Flops With Preset And Clearq Package Options Include Plastic "Small SN5474 . . .J PACKAGEOutline" Packages. Ceramic Chip Carri ..
SN74S74NSR ,Dual D-Type Positive-Edge-Triggered Flip-Flops With Preset And Clearq Package Options Include Plastic "Small SN5474 . . .J PACKAGEOutline" Packages. Ceramic Chip Carri ..
SN74SSQE32882ZALR ,JEDEC SSTE32882 Compliant 28-Bit to 56-Bit Registered Buffer with Address-Parity Test 176-NFBGA 0 to 85FEATURESoperation associated with the Quad Chip Select2• JEDEC SSTE32882 CompliantEnable (QCSEN) in ..
SN74SSQE32882ZCJR , JEDEC SSTE32882 Compliant 28-Bit to 56-Bit Registered Buffer with Address-Parity Testmaximum ratings may cause permanent damage to the device. These are stress ratingsonly, and functio ..
SN74SSTU32864CZKER ,25-Bit Configurable Registered Buffer with SSTL_18 Inputs and OutputsSCES542B–JANUARY 2004–REVISED APRIL 2005DESCRIPTION/ORDERING INFORMATION (CONTINUED)The device supp ..
SN74SSTU32864GKER ,25-Bit Configurable Registered Buffer with SSTL_18 Inputs and OutputsSN74SSTU32864 25-BIT CONFIGURABLE REGISTERED BUFFERWITH SSTL_18 INPUTS AND OUTPUTSSCES434 – MARCH 2 ..
SPA04N80C3 ,for lowest Conduction Losses & fastest SwitchingPlease note: Infineon has changed the CoolMOS 800V C2 marking to C3. 800V C2 ...Characteristics, at T =25°C unless otherwise specifiedjParameter Symbol Conditions Values Unitmin. ..
SPA-0501-25 , SURFACE MOUNT 2-WAY SPLITTER
SPA-0501-25 , SURFACE MOUNT 2-WAY SPLITTER
SPA-0501-25 , SURFACE MOUNT 2-WAY SPLITTER
SPA06N60C3 ,for lowest Conduction Losses & fastest SwitchingFeaturesV @ T 650 VDS j,max• New revolutionary high voltage technologyR 0.75ΩDS(on),max• Ultra low ..
SPA06N80C3 ,for lowest Conduction Losses & fastest SwitchingPlease note: Infineon has changed the CoolMOS 800V C2 marking to C3. 800V C2 ...CharacteristicsParameter Symbol Conditions Values Unitmin. typ. max.Transconductance g V ≥2*I *R , ..
SN74S74-SN74S74D-SN74S74N-SN74S74N.-SN74S74NSR
Dual D-Type Positive-Edge-Triggered Flip-Flops With Preset And Clear
������� ���������� ������� ������� ���������� ������� ���� ������ ����������������������� ���������� ���� ������ ��� ����� SDLS119 − DECEMBER 1983 − REVISED MARCH 1988 ���������� ���� ������!"��� �# $%��&�" !# �� ’%()�$!"��� *!"&� Copyright 1988, ���*%$"# $������ "� #’&$���$!"���# ’&� "+& "&��# �� �&,!# ��#"�%�&�"# #"!�*!�* -!��!�".� ���*%$"��� ’��$&##��/ *�&# ��" �&$&##!��). ��$)%*& "&#"��/ �� !)) ’!�!�&"&�#� 1 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
