SN74LVC3GU04DCTR ,Triple Inverter GateFEATURES DESCRIPTIONThis triple inverter is designed for 1.65-V to 5.5-V VCC2• Available in the Tex ..
SN74LVC3GU04DCUR ,Triple Inverter GateElectrical Characteristicsover recommended operating free-air temperature range (unless otherwise n ..
SN74LVC3GU04YEPR , TRIPLE INVERTER GATE
SN74LVC4245ADBR ,Octal Bus Transceiver And 3.3-V To 5-V Shifter With 3-State OutputsFeatures 3 DescriptionThis 8-bit (octal) noninverting bus transceiver1• Bidirectional Voltage Trans ..
SN74LVC4245ADW ,Octal Bus Transceiver And 3.3-V To 5-V Shifter With 3-State OutputsElectrical Characteristics....... 613.1 Trademarks..... 147.9 Switching Characteristics...... 713.2 ..
SN74LVC4245ADWR ,Octal Bus Transceiver And 3.3-V To 5-V Shifter With 3-State Outputs SCAS375I–MARCH 1994–REVISED JANUARY 20156 Pin Configuration and FunctionsDB, DW, OR PW PACKAGE(TOP ..
SP6203EM5-3.3 , Low Noise, 300mA and 500mA CMOS LDO Regulators
SP6203ER , Low Noise, 300mA and 500mA CMOS LDO Regulators
SP6205EM5-ADJ , Low Noise, 300mA and 500mA CMOS LDO Regulators
SP6205ER , Low Noise, 300mA and 500mA CMOS LDO Regulators
SP6213EC5-2.5 , Micropower, SC-70, 100mA CMOS LDO Regulator
SP6231EN , Evaluation Board Manual
SN74LVC3GU04DCTR-SN74LVC3GU04DCUR
TRIPLE INVERTER GATE
SN74LVC3GU04 www.ti.com SCES539D – JANUARY 2004 – REVISED DECEMBER 2013 Triple Inverter Gate Check for Samples: SN74LVC3GU04 1FEATURES DESCRIPTION This triple inverter is designed for 1.65-V to 5.5-V V CC 2• Available in the Texas Instruments NanoFree™ operation. Package The SN74LVC3GU04 contains three inverters with • Supports 5-V V Operation CC unbuffered outputs and performs the Boolean • Inputs Accept Voltages to 5.5 V function Y = A. • Max t of 3.9 ns at 3.3 V pd NanoFree™ package technology is a major • Low Power Consumption, 10-μA Max I CC breakthrough in IC packaging concepts, using the die • ±24-mA Output Drive at 3.3 V as the package. • Typical V (Output Ground Bounce) OLP <0.8 V at V = 3.3 V, T = 25°C CC A • Typical V (Output V Undershoot) OHV OH >2 V at V = 3.3 V, T = 25°C CC A • Ioff Support Live Insertion, Partial Power Down Mode and Back Drive Protection • Unbuffered Outputs • Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II • ESD Protection Exceeds JESD 22 – 2000-V Human-Body Model (A114-A) – 200-V Machine Model (A115-A) – 1000-V Charged-Device Model (C101) DCT PACKAGE DCU PACKAGE YZP PACKAGE (TOP VIEW) (TOP VIEW) (BOTTOM VIEW) 4 5 V GND 2Y 1 8 1A CC 1 8 V 1A CC 3 6 2A 3A 3Y 2 7 1Y 2 7 3Y 1Y 2 7 3Y 1Y 2A 3 6 3A 1 8 V 1A CC 4 5 2Y GND 2A 3 6 3A GND 4 5 2Y See mechanical drawings for dimensions. 1 Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. 2NanoFree is a trademark of Texas Instruments. PRODUCTION DATA information is current as of publication date. Copyright © 2004–2013, Products conform to specifications per the terms of the Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.
