SN74LVC2G80YZPR ,Dual Positive-Edge-Triggered D-Type Flip-Flopmaximum ratings" may cause permanent damage to the device. These are stress ratingsonly, and functi ..
SN74LVC2G86DCTR ,Dual 2-Input Exclusive-Or GateThese devices have limited built-in ESD protection. The leads should be shorted together or the dev ..
SN74LVC2G86DCTR ,Dual 2-Input Exclusive-Or Gate SCES360I–AUGUST 2001–REVISED DECEMBER 2013Dual 2-Input Exclusive-OR GateCheck for Samples: SN74LVC ..
SN74LVC2G86DCUR ,Dual 2-Input Exclusive-Or Gatemaximum ratings" may cause permanent damage to the device. These are stress ratingsonly, and functi ..
SN74LVC2G86DCURG4 ,Dual 2-Input Exclusive-Or Gate 8-VSSOP -40 to 125Maximum Ratingsover operating free-air temperature range (unless otherwise noted)MIN MAX UNITV Supp ..
SN74LVC2GU04DBVR ,Dual Inverter SCES197N–APRIL 1999–REVISED DECEMBER 2013(1)Recommended Operating ConditionsMIN MAX UNITV Supply v ..
SP6132CU-L , Wide Input, 300KHz Synchronous PWM Controller
SP6132EU , Wide Input, 300KHz Synchronous PWM Controller
SP6132EU , Wide Input, 300KHz Synchronous PWM Controller
SP6132EU , Wide Input, 300KHz Synchronous PWM Controller
SP6132EU-L , Wide Input, 300KHz Synchronous PWM Controller
SP6132HEU , High Voltage, 300KHz Synchronous PWM Controller
SN74LVC2G80DCUR-SN74LVC2G80YZPR
Dual Positive-Edge-Triggered D-Type Flip-Flop
DCT PACKAGE
(TOP VIEW)
DCU PACKAGE
(TOP VIEW)
YZP PACKAGE
(BOTTOM VIEW) VCC81CLK 71D 1Q 62Q 2D 5 2CLK
GND 54 2CLK6 2D2Q7 1Q1D VCC11CLK
SN74LVC2G80This dual positive-edge-triggered D-type flip-flopis
Availablein the Texas Instruments designed for 1.65-Vto 5.5-V VCC operation.
NanoFree™ PackageWhen dataat the data (D) input meets the setup time
• Supports 5-V VCC Operation requirement, the datais transferredto theQ output
• Inputs Accept Voltagesto 5.5V on the positive-going edgeof the clock pulse. Clock
• Max tpdof 4.2 nsat 3.3V triggering occursata voltage level andis not directly
relatedto the rise timeof the clock pulse. Following
• Low Power Consumption, 10-μA Max ICCthe hold-time interval, dataat theD input can be
• Typical VOLP (Output Ground Bounce) changed without affecting the levelsat the outputs.
<0.8Vat VCC= 3.3V,TA= 25°C technology is a major
• Typical VOHV (Output VOH Undershoot) concepts, using the die
>2Vat VCC= 3.3V,TA= 25°C• Ioff Feature Supports Live Insertion, Partial- for partial-power-down
Power-Down and Back Drive Protection Ioff circuitry disables the
Mode Operation current backflow
• Latch-Up Performance Exceeds 100 mA through the device whenitis powered down.
Per JESD 78, ClassII ESD Protection Exceeds JESD22 2000-V Human-Body Model (A114-A) 200-V Machine Model (A115-A) 1000-V Charged-Device Model (C101)