SN74LVC2G02DCTR ,Dual 2-Input Positive-NOR Gate SCES194M–APRIL 1999–REVISED NOVEMBER 2013(1)Recommended Operating ConditionsMIN MAX UNITOperating ..
SN74LVC2G02DCTR ,Dual 2-Input Positive-NOR GateMaximum Ratingsover operating free-air temperature range (unless otherwise noted)MIN MAX UNITV Supp ..
SN74LVC2G02DCUR ,Dual 2-Input Positive-NOR GateThese devices have limited built-in ESD protection. The leads should be shorted together or the dev ..
SN74LVC2G02MDCUREP ,Enhanced Product Dual 2-Input Positive-Nor Gate 8-VSSOP -55 to 125FEATURES• Controlled Baseline • ±24 mA Output Drive at 3.3 V– One Assembly Site • Typical V (Output ..
SN74LVC2G04DBVR ,Dual InverterLogic Diagram (Positive Logic)• Private Branch Exchanges (PBX)1 6• TETRA Base Exchanges1A 1Y• Telec ..
SN74LVC2G04DBVR ,Dual InverterFeatures... 18.3 Feature Description...... 82 Applications..... 18.4 Device Functional Modes...... ..
SP5511NADP , Bidirectional I2C Bus 4-Address Synthesiser
SP5511SNAMP , Bidirectional I2C Bus 4-Address Synthesiser
SP5512SKGMPAS , 1.3GHz Bidirectional I2C BUS Controlled Synthesiser
SP5524S/KG/MPAD , Bidirectional I2C Bus Controlled Synthesiser
SP5611KGMPAS , 1·3GHz Bidirectional I2C Bus Controlled Synthesiser
SP5658 , 2.7GHz 3-Wire Bus Controlled Frequency Synthesiser
SN74LVC2G02DCTR-SN74LVC2G02DCUR
Dual 2-Input Positive-NOR Gate
SN74LVC2G02 www.ti.com SCES194M – APRIL 1999 – REVISED NOVEMBER 2013 Dual 2-Input Positive-NOR Gate Check for Samples: SN74LVC2G02 1FEATURES DESCRIPTION This dual 2-input positive-NOR gate is designed for 2• Available in the Texas Instruments NanoFree™ 1.65-V to 5.5-V V operation. CC Package The SN74LVC2G02 performs the Boolean function Y • Supports 5-V V Operation CC = A + B or Y = A • B in positive logic. • Inputs Accept Voltages to 5.5 V NanoFree™ package technology is a major • Max t of 4.9 ns at 3.3 V pd breakthrough in IC packaging concepts, using the die • Low Power Consumption, 10-μA Max I CC as the package. • ±24-mA Output Drive at 3.3 V This device is fully specified for partial-power-down • Typical V (Output Ground Bounce) OLP applications using I . The I circuitry disables the off off <0.8 V at V = 3.3 V, T = 25°C CC A outputs, preventing damaging current backflow • Typical V (Output V Undershoot) through the device when it is powered down. OHV OH >2 V at V = 3.3 V, T = 25°C CC A • I Supports Partial-Power-Down Mode off Operation • Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II • ESD Protection Exceeds JESD 22 – 2000-V Human-Body Model (A114-A) – 1000-V Charged-Device Model (C101) DCT PACKAGE DCU PACKAGE YZP PACKAGE (TOP VIEW) (TOP VIEW) (BOTTOM VIEW) 4 5 1 8 V GND 2A 1A CC 1 8 V 1A CC 3 6 2Y 2B 1B 2 7 1Y 2 7 1B 1Y 1B 2 7 1Y 2Y 3 6 2B 1 8 V 1A CC 4 5 GND 2A 2Y 3 6 2B 4 5 GND 2A See mechanical drawings for dimensions. 1 Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. 2NanoFree is a trademark of Texas Instruments. PRODUCTION DATA information is current as of publication date. Copyright © 1999–2013, Products conform to specifications per the terms of the Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.
