SN74LVC1G123DCUR ,Single Retriggerable Monostable Multivibrator with Schmitt-Trigger Inputsfeatures output pulse-• Inputs Accept Voltages to 5.5 Vduration control by three methods. In the fi ..
SN74LVC1G125DBVR ,Single Bus Buffer Gate With 3-State OutputsMaximum Ratingsover operating free-air temperature range (unless otherwise noted)MIN MAX UNITV Supp ..
SN74LVC1G125DBVT ,Single Bus Buffer Gate With 3-State Outputs SCES223T–APRIL 1999–REVISED OCTOBER 20146 Pin Configuration and FunctionsDBV PACKAGE DCK PACKAGE D ..
SN74LVC1G125DCK , SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUTS
SN74LVC1G125DCKR ,Single Bus Buffer Gate With 3-State OutputsSample & Support &Product Tools &TechnicalCommunityBuyFolder Documents SoftwareSN74LVC1G125SCES223T ..
SN74LVC1G125DCKT ,Single Bus Buffer Gate With 3-State OutputsMaximum Ratingsover operating free-air temperature range (unless otherwise noted)MIN MAX UNITV Supp ..
SP483ES , Low Power Half-Duplex RS-485 Transceivers
SP485E , Enhanced Low Power Half-Duplex RS-485 Transceivers
SP485ECN-L , Enhanced Low Power Half-Duplex RS-485 Transceivers
SP485ECP , Enhanced Low Power Half-Duplex RS-485 Transceivers
SP485ECP , Enhanced Low Power Half-Duplex RS-485 Transceivers
SP485ES , Low Power Half-Duplex RS-485 Transceivers
SN74LVC1G123DCTR-SN74LVC1G123DCUR
Single Retriggerable Monostable Multivibrator with Schmitt-Trigger Inputs 8-SM8 -40 to 125
CLR
Cext
Rext/CextProduct
Folder
Sample &
Buy
Technical
Documents
Tools &
Software
Support &
Community
SN74LVC1G123SCES586D –JULY 2004–REVISED JUNE 2015
SN74LVC1G123 Single Retriggerable Monostable Multivibrator
With Schmitt-Trigger Inputs Features 3 DescriptionThe SN74LVC1G123 deviceisa single retriggerable Availablein the Texas Instruments monostable multivibrator designed for 1.65-Vto 5.5-VNanoFree™ Package VCC operation.• Supports 5-V VCC Operation
This monostable multivibrator features output pulse-• Inputs Accept Voltagesto 5.5V duration controlby three methods.In the first method,• Maxtpdof8nsat 3.3V theA inputis low, and theB input goes high.In the Supports Mixed-Mode Voltage Operationon second method, theB inputis high, and theA input
goes low.In the third method, theA inputis low, theAll Ports inputis high, and the clear (CLR) input goes high.• Supports Down Translationto VCC
The output pulse durationis programmedby selecting• Schmitt-Trigger Circuitry onA andB Inputsfor
external resistance and capacitance values. TheSlow Input Transition Rates external timing capacitor must be connected between• Edge Triggered From Active-Highor Active-Low Cext and Rext/Cext (positive) and an external resistorGated Logic Inputs connected between Rext/Cext and VCC. To obtain Retriggerablefor Very Long Output Pulses, Upto variable pulse durations, connectan external variable
100% Duty Cycle resistance between Rext/Cext and VCC. The output
pulse duration also can be reduced by taking CLR• Overriding Clear Terminates Output Pulse low.• Glitch-Free Power-Up Reset on Outputs
Pulse triggering occursata particular voltage level• Ioff Supports Live Insertion, Partial-Power-Down andis not directly relatedto the transition timeof theMode, and Back-Drive Protection input pulse. TheA andB inputs have Schmitt triggers• Latch-Up Performance Exceeds 100 mA Per with sufficient hysteresis to handle slow inputJESD 78, ClassII transition rates with jitter-free triggering at the
outputs.• ESD Protection Exceeds JESD22 2000-V Human-Body Model (A114-A)
Device Information(1) 200-V Machine Model (A115-A)– 1000-V Charged-Device Model (C101)
2 Applications AV Receivers (1) Forall available packages, see the orderable addendumat• Blu-ray Players and Home Theaters the endofthe data sheet. DVD Recorders and Players
Logic Diagram (Positive Logic)• Desktop PCsor Notebook PCs Digital Radio and Internet Radio Players Devices
