SN74LVC10APWR ,Triple 3-Input Positive-NAND GateFEATURESD, DB, NS, OR PW PACKAGE• Operates From 1.65 V to 3.6 V(TOP VIEW)• Specified From –40°C to ..
SN74LVC112A ,Dual Negative-Edge-Triggered J-K Flip-Flop With Clear And PresetSample & Support &Product Tools &TechnicalCommunityBuyFolder Documents SoftwareSN74LVC112ASCAS289M– ..
SN74LVC112ADBR ,Dual Negative-Edge-Triggered J-K Flip-Flop With Clear And PresetFeatures 2 Applications1• Operates From 1.65 V to 3.6 V • Servers• Inputs Accept Voltages to 5.5 V ..
SN74LVC112ADGVR ,Dual Negative-Edge-Triggered J-K Flip-Flop With Clear And Preset SCAS289M–JANUARY 1993–REVISED DECEMBER 20146 Pin Configuration and FunctionsD,DB,DGV,NS,ORPWPACKAG ..
SN74LVC112ADGVRG4 ,Dual Negative-Edge-Triggered J-K Flip-Flop With Clear And Preset 16-TVSOP -40 to 125Electrical Characteristics ...... 612.2 Layout Example....... 127.6 Timing Requirements, –40°C to 8 ..
SN74LVC112ADR ,Dual Negative-Edge-Triggered J-K Flip-Flop With Clear And PresetMaximum Ratings(1)over operating free-air temperature range (unless otherwise noted)MIN MAX UNITV S ..
SP3493CN , 3.3V Low Power Slew Rate Limited RS-485/RS-422 Transceivers
SP3493EN , 3.3V Low Power Slew Rate Limited RS-485/RS-422 Transceivers
SP3493EN , 3.3V Low Power Slew Rate Limited RS-485/RS-422 Transceivers
SP3493EP , 3.3V Low Power Slew Rate Limited RS-485/RS-422 Transceivers
SP3493EP , 3.3V Low Power Slew Rate Limited RS-485/RS-422 Transceivers
SP3494EN-L , Compatibility with the MAX3486 and 75176 Industry Standard Pinout
SN74LVC10AD-SN74LVC10ADBR-SN74LVC10ANSR-SN74LVC10APW-SN74LVC10APWR
Triple 3-Input Positive-NAND Gate
www.ti.com
FEATURES D, DB, NS, OR PW PACKAGE
(TOP VIEW)VCC 8
DESCRIPTION/ORDERING
SN74LVC10A
TRIPLE 3-INPUT POSITIVE-NAND GATESCAS284O–JANUARY 1993–REVISED JULY 2005
Operates From 1.65Vto 3.6V Specified From –40°Cto 85°C and 40°Cto 125°C Inputs Accept Voltagesto 5.5V Maxtpdof 4.9 nsat 3.3VThis
The logic.
Inputs devicesas translators
TOP-SIDE MARKING–40°C LC10A LVC10A LVC10A–40°C LC10A LC10Aare availableat
