SN74LS569AN ,4-bit up/down counter with 3-state outputs
SN74LS569N ,FOUR-BIT UP/DOWN COUNTER WITH THREE-STATE OUTPUTS
SN74LS569N ,FOUR-BIT UP/DOWN COUNTER WITH THREE-STATE OUTPUTS
SN74LS590DR ,8-Bit Binary Counters With Output Registers And 3-State Outputs
SN74LS592 ,8-Bit Binary Counters With Input Registers
SN74LS597D ,Serial-out shift registers with input latches
SP211 , 5V High-Speed RS-232 Transceivers with 0.1uF Capacitors
SP211BCA , 5V High-Speed RS-232 Transceivers with 0.1uF Capacitors
SP211BCT , 5V High-Speed RS-232 Transceivers with 0.1uF Capacitors
SP211EHCA , High Speed 5V High Performance RS232 Transceivers
SP211EHCT , High Speed 5V High Performance RS232 Transceivers
SP211EHEA , High Speed 5V High Performance RS232 Transceivers
SN74LS569AN
4-bit up/down counter with 3-state outputs
FOUR-BIT UP/DOWN COUNTER
WITH THREE-ST ATE OUTPUTSThe SN54/74LS569A is designed as programmable up/down BCD and
Binary counters respectively. These devices have 3-state outputs for use in
bus organized systems. With the exception of output enable (OE) and
asynchronous clear (ACLR), all functions occur on the positive edge of the
clock pulse (CP).
When the LOAD input is LOW, the outputs will be programmed by the
parallel data inputs (A, B, C, D) on the next clock edge. Enabling of the
counters occurs only when CEP and CET are LOW and LOAD is HIGH.
Direction of the count is controlled by the up-down input (U/D), HIGH counts
up and LOW counts down. High-speed counting and cascading is implement-
ed by internal look-ahead carry logic and an active LOW ripple carry output
(RCO). On the LS569A, the RCO is LOW at binary 15 during up-count and
during down-count it is also LOW at binary 0. During normal cascading
operation RCO connected to the succeeding block at CET is the only
requisite. When counting and when RCO is LOW, the clocked carry output
(CCO) provides a HIGH-LOW-HIGH pulse for a duration equal to the LOW
time of the clock pulse. Two active LOW reset lines are provided, a master
reset asynchronous clear (ACLR) and a synchronous clear (SCLR). When in
a HIGH state, the output control (OE) input forces the counter output into a
HIGH impedance state and when LOW, the counter outputs are enabled. ESD > 3500 Volts
CONNECTION DIAGRAM (TOP VIEW)- -- -- ---- --- -- -- - - -- - -
Note: Pin 1 is marked
for orientation.
GUARANTEED OPERATING RANGES
