SN74LS393DR2 , DUAL DECADE COUNTER; DUAL 4-STAGE BINARY COUNTERFUNCTIONAL DESCRIPTIONEach half of the SN54 / 74LS393 operates in the Modulo 16 section operates in ..
SN74LS393DR2 , DUAL DECADE COUNTER; DUAL 4-STAGE BINARY COUNTERSN54/74LS390SN54/74LS393DUAL DECADE COUNTER;DUAL 4-STAGEBINARY COUNTERDUAL DECADE COUNTER;The SN54 ..
SN74LS393J ,Dual 4-Bit Binary Counters
SN74LS393N ,DUAL DECADE COUNTER; DUAL 4-STAGE BINARY COUNTERSN54/74LS390SN54/74LS393DUAL DECADE COUNTER;DUAL 4-STAGEBINARY COUNTERDUAL DECADE COUNTER;The SN54/ ..
SN74LS395J ,4-BIT SHIFT REGISTER WITH 3-STATE OUTPUTSSN74LS3954-BIT SHIFT REGISTERWITH 3-STATE OUTPUTSThe SN74LS395 is a 4-Bit Register with 3-state out ..
SN74LS395N ,4-BIT SHIFT REGISTER WITH 3-STATE OUTPUTSSN74LS3954-BIT SHIFT REGISTERWITH 3-STATE OUTPUTSThe SN74LS395 is a 4-Bit Register with 3-state out ..
SP202ECT-L , High Performance RS-232 Line Drivers/Receivers
SP202EEN-L , High Performance RS-232 Line Drivers/Receivers
SP202EEP-L , High Performance RS-232 Line Drivers/Receivers
SP204CT , 5V High-Speed RS-232 Transceivers with 0.1uF Capacitors
SP205EP , 5V High-Speed RS-232 Transceivers with 0.1uF Capacitors
SP205EP , 5V High-Speed RS-232 Transceivers with 0.1uF Capacitors
SN74LS393DR2
DUAL DECADE COUNTER; DUAL 4-STAGE BINARY COUNTER
DUAL DECADE COUNTER;
DUAL 4-ST AGE
BINARY COUNTERThe SN54/74LS390 and SN54/74LS393 each contain a pair of high-speed
4-stage ripple counters. Each half of the LS390 is partitioned into a
divide-by-two section and a divide-by five section, with a separate clock input
for each section. The two sections can be connected to count in the 8.4.2.1
BCD code or they can count in a biquinary sequence to provide a square wave
(50% duty cycle) at the final output.
Each half of the LS393 operates as a Modulo-16 binary divider, with the last
three stages triggered in a ripple fashion. In both the LS390 and the LS393,
the flip-flops are triggered by a HIGH-to-LOW transition of their CP inputs.
Each half of each circuit type has a Master Reset input which responds to a
HIGH signal by forcing all four outputs to the LOW state. Dual Versions of LS290 and LS293 LS390 has Separate Clocks Allowing ÷2, ÷2.5, ÷5 Individual Asynchronous Clear for Each Counter Typical Max Count Frequency of 50 MHz Input Clamp Diodes Minimize High Speed Termination Effects
CONNECTION DIAGRAM DIP (TOP VIEW)
SN54/74LS390
SN54/74LS393NOTE:
The Flatpak version
has the same pinouts
(Connection Diagram) as
the Dual In-Line Package.
VCC CP MR Q0 Q1 Q2 Q3 MR Q0 Q1 Q2 Q3 GND
VCC
CP0
CP0 MR Q0 CP1 Q2Q1 Q3 Q0 CP1 Q1 Q2 Q3 GND
