SN74LS292N ,Programmable Frequency Divider / Digital TimerFeatures 3 DescriptionThe SN74LS29x devices are programmable1• Count Divider Chainfrequency divider ..
SN74LS294N ,Programmable Frequency Divider / Digital TimerFeatures 3 DescriptionThe SN74LS29x devices are programmable1• Count Divider Chainfrequency divider ..
SN74LS297N ,Digital Phase-Locked-Loop Filters
SN74LS297N ,Digital Phase-Locked-Loop Filters
SN74LS298D ,QUAD 2-INPUT MULTIPLEXER WITH STORAGEBLOCK DIAGRAM* * * * * * * ** ** ** ** ** ** * * * * * * * * ** ** * * * * * * ** * * ** ** * ..
SN74LS298N ,QUAD 2-INPUT MULTIPLEXER WITH STORAGESN54/74LS298QUAD 2-INPUT MULTIPLEXERWITH STORAGEThe SN54/ 74LS298 is a Quad 2-Port Register. It is ..
SP0102NC3-2 , surface mounted via standard solder reflow equipment
SP0102NC3-2 , surface mounted via standard solder reflow equipment
SP0103NC3-2 , SP0103 Series with Integrated Amplifier
SP0103NC3-2 , SP0103 Series with Integrated Amplifier
SP0103NC3-2 , SP0103 Series with Integrated Amplifier
SP0204LE5 , “Zero Height” SiSonic™ Microphone Specification
SN74LS292N
Programmable Frequency Divider / Digital Timer
'LS2924CLK1CLK2
n = 0
n = 1CLR TP1 TP2 TP3A ùê úë ûBCD
Product
Folder
Sample &
Buy
Technical
Documents
Tools &
Software
Support &
Community
SN74LS292, SN74LS294SDLS153A –JANUARY 1981–REVISED JANUARY 2016
SN74LS29x Programmable Frequency Dividers and Digital Timers Features 3 DescriptionThe SN74LS29x devices are programmable Count Divider Chain frequency dividers and digital timers contain 31 flip-• Digitally Programmable from22to2n flops plus 30 gates (in SN74LS292)or 15 flip-flops(n=31 for SN74LS292,n=15 for SN74LS294) plus 29 gates (in SN74LS294) ona single chip. The Useable Frequency Range from DCto30 MHz count modulois under digital controlof the inputs
provided.• Easily Expandable
Both types feature an active-low CLR clear inputto
2 Applications initialize the stateof all flip-flops. To facilitate the
incoming inspection, test points are provided (TP1,• Frequency Division TP2, and TP3 on the SN74LS292, and TP on the• Digital Timing SN74LS294). These test points are not intendedto
drive system loads. Both types feature two clock
inputs; either one may be used for clock gating (see
Table1). brief lookat the digital timing capabilitiesof the
SN74LS292 shows that with a 1-MHz input
frequency, programming for210 givesa period of
1.024 ms,220 givesa periodof 1.05 sec,226 givesa
periodof 1.12 min, and231 givesa periodof 35.79
min.
These devices are easily cascadable, giving limitless
possibilitiesto achievable timing delays.
Device Information(1)(1) Forall available packages, see the orderable addendumat
the endofthe data sheet.
Logic Symbols
