SN74LS175MEL ,Quad D Flip-FlopFUNCTIONAL DESCRIPTIONThe LS175 consists of four edge-triggered D flip-flops follow. A LOW input on ..
SN74LS175MR1 ,Quad D Flip-Flop3SN74LS175AC CHARACTERISTICS (T = 25°C)ALimitsSymbol Parameter Unit Test ConditionsMin Typ Maxf Max ..
SN74LS175N ,QUAD D FLIP-FLOPSN54/74LS175QUAD D FLIP-FLOPThe LSTTL /MSI SN54 /74LS175 is a high speed Quad D Flip-Flop. Thedevic ..
SN74LS19 , 4-BIT PARALLEL-ACCESS SHIFT REGISTERS
SN74LS190N ,PRESETTABLE BCD/DECADE UP/DOWN COUNTERS PRESETTABLE 4-BIT BINARY UP/DOWN COUNTERSSN54/74LS190SN54/74LS191PRESETTABLE BCD/DECADEUP/DOWN COUNTERSPRESETTABLE 4-BIT BINARYPRESETTABLE B ..
SN74LS191 ,Synchronous 4-Bit Up/Down Counters With Up/Down Mode Control
SOD4002 ,Conductor Holdings Limited - PLASTIC SILICON RECTIFIER
SOD4004 ,Conductor Holdings Limited - PLASTIC SILICON RECTIFIER
SOD4004 ,Conductor Holdings Limited - PLASTIC SILICON RECTIFIER
SOD4007 ,Conductor Holdings Limited - PLASTIC SILICON RECTIFIER
SOE-232HST , With Button Tactile Switches
SOE-232HST , With Button Tactile Switches
SN74LS175MEL-SN74LS175MR1
Quad D Flip-Flop
--The LSTTL/MSI SN74LS175 is a high speed Quad D Flip-Flop.
The device is useful for general flip-flop requirements where clock
and clear inputs are common. The information on the D inputs is
stored during the LOW to HIGH clock transition. Both true and
complemented outputs of each flip-flop are provided. A Master Reset
input resets all flip-flops, independent of the Clock or D inputs, when
LOW.
The LS175 is fabricated with the Schottky barrier diode process for
high speed and is completely compatible with all ON Semiconductor
TTL families. Edge-Triggered D-Type Inputs Buffered-Positive Edge-Triggered Clock Clock to Output Delays of 30 ns Asynchronous Common Reset True and Complement Output Input Clamp Diodes Limit High Speed Termination Effects
GUARANTEED OPERATING RANGES
