SN74HC74PW ,Dual D-Type Positive-Edge-Triggered Flip-Flops With Clear and PresetSample & Support &Product Tools &TechnicalCommunityBuyFolder Documents SoftwareSN54HC74,SN74HC74SCL ..
SN74HC74PWR ,Dual D-Type Positive-Edge-Triggered Flip-Flops With Clear and PresetSample & Support &Product Tools &TechnicalCommunityBuyFolder Documents SoftwareSN54HC74,SN74HC74SCL ..
SN74HC74PWRG4 ,Dual D-Type Positive-Edge-Triggered Flip-Flops With Clear and Preset 14-TSSOP -40 to 85Sample & Support &Product Tools &TechnicalCommunityBuyFolder Documents SoftwareSN54HC74,SN74HC74SCL ..
SN74HC74QPWRG4Q1 ,Automotive Catalog Dual D-Type Positive-Edge-Triggered Flip-Flops With Clear and Preset 14-TSSOP -40 to 125SN74HC74-Q1DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOPWITH CLEAR AND PRESETSCLS577A − MARCH 2004 ..
SN74HC74QPWRQ1 ,Dual D-Type Positive-Edge-Triggered Flip-Flops With Clear and Presetmaximum ratings” may cause permanent damage to the device. These are stress ratings only, andfuncti ..
SN74HC86D ,Quadruple 2-Input Exclusive-OR Gatesmaximum ratings over operating free-air temperature range (unless otherwise noted)Supply voltage ra ..
SNA-176 , DC-10 GHZ CASCADABLE GAAS MMIC AMPLIFIER
SNA-386 , DC 3 GHZ CASCADABLE GAAS MMIC AMPLIFIER
SNA-586 , DC-5 GHz, Cascadable GaAs HBT MMIC Amplifier
SNA-586 , DC-5 GHz, Cascadable GaAs HBT MMIC Amplifier
SNA-586 , DC-5 GHz, Cascadable GaAs HBT MMIC Amplifier
SNA-686 , DC 6 GHZ CASCADABLE GAAS HBT MMIC AMPLIFIER
SN74HC74-SN74HC74ADBLE-SN74HC74D-SN74HC74DBR-SN74HC74DR-SN74HC74DRG4-SN74HC74N-SN74HC74NSR-SN74HC74PW-SN74HC74PWR-SN74HC74PWRG4
Dual D-Type Positive-Edge-Triggered Flip-Flops With Clear and Preset
PRE
CLK
CLR TG TGProduct
Folder
Sample &
Buy
Technical
Documents
Tools &
Software
Support &
Community
SN54HC74, SN74HC74SCLS094E –DECEMBER 1982–REVISED DECEMBER 2015
SNx4HC74 Dual D-Type Positive-Edge-Triggered Flip-Flops With Clear and Preset Features 3 DescriptionThe SNx4HC74 devices contain two independent D- Wide Operating Voltage Range:2Vto6V type positive-edge-triggered flip-flops.A low levelat• Outputs Can Drive Up To10 LSTTL Loads the preset (PRE)or clear (CLR) inputs setsor resets• Low Power Consumption, 40-µA Maximum ICC the outputs, regardless of the levels of the other
inputs. When PRE and CLR are inactive (high), data• Typicaltpd= 15ns at the data (D) input meeting the setup time• ±4-mA Output Driveat5V requirements are transferredto the outputs on the• Very Low Input Currentof1 µA positive-going edgeof the clock (CLK) pulse. Clock
triggering occursata voltage level andis not directly
2 Applications relatedto the rise timeof CLK. Following the hold-
time interval, dataat theD input can be changed• Ultrasound System without affecting the levelsat the outputs.• Fans Lab Instrumentation
Device Information(1)• Vacuum Cleaners• Video Communications System• IP Phone: Wired
(1) Forall available packages, see the orderable addendumat
the endofthe data sheet.
Logic Diagram (Positive Logic)
