SN74HC590ADW ,8-Bit Binary Counters With 3-State Output Registerslogic diagram (positive logic)14OE13RCLK12CCKEN 9RCO11CCLK15QT 1RAC110CCLRR 1S1T 1RQBC1R 1S21RT QCC ..
SN74HC590AN ,8-Bit Binary Counters With 3-State Output Registersfeatures direct clear (CCLR) and count-enable (CCKEN) inputs. A ripple-carry output (RCO) is provid ..
SN74HC594 ,8-Bit Shift Registers With Output RegistersFeatures 3 DescriptionThe SNx4HC594 devices contain an 8-bit serial-in,1• Wide Operating Voltage Ra ..
SN74HC594DG4 ,8-Bit Shift Registers With Output Registers 16-SOIC -40 to 125 SCLS040G–DECEMBER 1982–REVISED MARCH 20155 Pin Configuration and FunctionsD, DW, or N Package16-PI ..
SN74HC594DW ,8-Bit Shift Registers With Output RegistersElectrical Characteristics....... 512 Device and Documentation Support........ 166.6 Switching Char ..
SN74HC594N ,8-Bit Shift Registers With Output RegistersLogic Diagram (Positive Logic)• Grid Infrastructure: Grid Control13RCLR• Access Control and Securit ..
SNA-176 , DC-10 GHZ CASCADABLE GAAS MMIC AMPLIFIER
SNA-386 , DC 3 GHZ CASCADABLE GAAS MMIC AMPLIFIER
SNA-586 , DC-5 GHz, Cascadable GaAs HBT MMIC Amplifier
SNA-586 , DC-5 GHz, Cascadable GaAs HBT MMIC Amplifier
SNA-586 , DC-5 GHz, Cascadable GaAs HBT MMIC Amplifier
SNA-686 , DC 6 GHZ CASCADABLE GAAS HBT MMIC AMPLIFIER
SN74HC590A-SN74HC590AD-SN74HC590ADT-SN74HC590ADW-SN74HC590AN
8-Bit Binary Counters With 3-State Output Registers
Typical tpd = 14 nsdescription/ordering informationThe ’HC590A devices contain an 8-bit binary counter that feeds an 8-bit storage register. The storage register
has parallel outputs. Separate clocks are provided for both the binary counter and storage register. The binary
counter features direct clear (CCLR) and count-enable (CCKEN) inputs. A ripple-carry output (RCO) is provided
for cascading. Expansion is accomplished easily for two stages by connecting RCO of the first stage to CCKEN
of the second stage. Cascading for larger count chains can be accomplished by connecting RCO of each stage
to the counter clock (CCLK) input of the following stage.
CCLK and the register clock (RCLK) inputs are positive-edge triggered. If both clocks are connected together,
the counter state always is one count ahead of the register. Internal circuitry prevents clocking from the clock
enable.
ORDERING INFORMATION Package drawings, standard packing quantities, thermal data, symbolization, and PCB design
guidelines are available at www.ti.com/sc/package.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
