SN74AS74AN ,Dual Positive-Edge-Triggered D-Type Flip-Flops With Preset And Clearmaximum ratings over operating free-air temperature range (unless otherwise noted)Supply voltage, V ..
SN74AS74ANSR ,Dual Positive-Edge-Triggered D-Type Flip-Flops With Preset And Clearmaximum ratings” may cause permanent damage to the device. These are stress ratings only, andfuncti ..
SN74AS756DWR ,Octal Buffers/Line Drivers With Open-Collector Outputs SDAS040B − DECEM ..
SN74AS756N ,Octal Buffers/Line Drivers With Open-Collector Outputsmaximum ratings over operating free-air temperature range (unless otherwise noted)Supply voltage, V ..
SN74AS757DW ,Octal Buffers/Line Drivers With Open-Collector Outputs SDAS040B − DECEM ..
SN74AS757N ,Octal Buffers/Line Drivers With Open-Collector Outputsmaximum ratings over operating free-air temperature range (unless otherwise noted)Supply voltage, V ..
SN74LVCC3245APW ,Octal Bus Transceiver With Adjustable Output Voltage and 3-State Outputs SCAS585P–NOVEMBER 1996–REVISED DECEMBER 20155 Pin Configuration and FunctionsDB, DBQ, DW, NS, or P ..
SN74LVCC3245APWR ,Octal Bus Transceiver With Adjustable Output Voltage and 3-State OutputsFeatures... 1 8 Detailed Description........ 138.1 Overview.. 132 Applications..... 18.2 Functional
SN74LVCC4245A ,Octal Bus Transceiver With Adjustable Output Voltage and 3-State Outputs/sc/package.FUNCTION TABLE(EACH TRANSCEIVER)INPUTSOPERATIONOE DIRL L B data to A busL H A data to B ..
SN74LVCC4245ADB , OCTAL DUAL-SUPPLY BUS TRANSCEIVER WITH CONFIGURABLE OUTPUT VOLTAGE AND 3-STATE OUTPUTS
SN74LVCC4245ADBR ,Octal Bus Transceiver With Adjustable Output Voltage and 3-State Outputsmaximum ratings" may cause permanent damage to the device. These are stress ratingsonly, and functi ..
SN74LVCC4245ADW ,Octal Bus Transceiver With Adjustable Output Voltage and 3-State OutputsSN74LVCC4245AOCTAL DUAL-SUPPLY BUS TRANSCEIVERWITH CONFIGURABLE OUTPUT VOLTAGE AND 3-STATE OUTPUTS
SN74AS74A-SN74AS74AD-SN74AS74ADR-SN74AS74AN-SN74AS74ANSR
Dual Positive-Edge-Triggered D-Type Flip-Flops With Preset And Clear
descriptionThese devices contain two independent
positive-edge-triggered D-type flip-flops. A low
level at the preset (PRE) or clear (CLR) inputs sets
or resets the outputs regardless of the levels of the
other inputs. When PRE and CLR are inactive
(high), data at the data (D) input meeting the
setup-time requirements are transferred to the
outputs on the positive-going edge of the clock
(CLK) pulse. Clock triggering occurs at a voltage
level and is not directly related to the rise time of
CLK. Following the hold-time interval, data at the
D input can be changed without affecting the
levels at the outputs.
The SN54ALS74A and SN54AS74A are
characterized for operation over the full military
temperature range of −55°C to 125°C. The
SN74ALS74A and SN74AS74A are characterized
for operation from 0°C to 70°C.
FUNCTION TABLE The output levels in this configuration are not
specified to meet the minimum levels for VOH if the
lows at PRE and CLR are near VIL maximum.
Furthermore, this configuration is nonstable; that
is, it does not persist when PRE or CLR returns to
its inactive (high) level.
1CLK
1PRE
GND
2CLK
2PRE
SN54ALS74A, SN54AS74A... FK PACKAGE
(TOP VIEW)2CLK
2PRE
1CLK
1PRE1CLRNC2Q2CLR
NC − No internal connection
GND
