SN74AS574N ,Octal D-Type Edge-Triggered Flip-Flops With 3-State Outputsmaximum ratings” may cause permanent damage to the device. These are stress ratings only, andfuncti ..
SN74AS576DW , OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS
SN74AS580N ,OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS
SN74AS620N , OCTAL BUS TRANSCEIVER
SN74AS622N , OCTAL BUS TRANSCEIVER
SN74AS638AN , OCTAL BUS TRANSCEIVERS
SN74LVC827APW ,10-Bit Buffer/Driver With 3-State OutputsElectrical Characteristics....... 613 Device and Documentation Support........ 127.6 Switching Char ..
SN74LVC827APWR ,10-Bit Buffer/Driver With 3-State Outputs SCAS306K–MARCH 1993–REVISED DECEMBER 20146 Pin Configuration and FunctionsDB,DGV,DW,ORPWPACKAGE(TO ..
SN74LVC841ADBR ,10-Bit Bus-Interface D-Type Latch With 3-State Outputsmaximum ratings" may cause permanent damage to the device. These are stress ratingsonly, and functi ..
SN74LVC841ADW ,10-Bit Bus-Interface D-Type Latch With 3-State OutputsSCAS307J–MARCH 1993–REVISED FEBRUARY 2005DESCRIPTION/ORDERING INFORMATION (CONTINUED)OE does not af ..
SN74LVC841APWR ,10-Bit Bus-Interface D-Type Latch With 3-State OutputsMaximum Ratingsover operating free-air temperature range (unless otherwise noted)MIN MAX UNITV Supp ..
SN74LVC861APW ,10-Bit Bus Transceiver With 3-State OutputsFEATURESDB, DGV, DW, NS, OR PW PACKAGE• Operates From 1.65 V to 3.6 V(TOP VIEW)• Inputs Accept Volt ..
SN74AS574DW-SN74AS574DWR-SN74AS574N
Octal D-Type Edge-Triggered Flip-Flops With 3-State Outputs
SN74ALS575A and ′AS575 HaveSynchronous Clear Package Options Include Plastic
Small-Outline (DW) Packages, Ceramic
Chip Carriers (FK), Standard Plastic (N, NT)
and Ceramic (J, JT) 300-mil DIPs, and
Ceramic Flat (W) Packages
descriptionThese octal D-type edge-triggered flip-flops
feature 3-state outputs designed specifically for
bus driving. They are particularly suitable for
implementing buffer registers, I/O ports,
bidirectional bus drivers, and working registers.
The eight flip-flops enter data on the low-to-high
transition of the clock (CLK) input. The
SN74ALS575A, SN54AS575, and SN74AS575
may be synchronously cleared by taking the clear
(CLR) input low.
The output-enable (OE) input does not affect
internal operations of the flip-flops. Old data can
be retained or new data can be entered while the
outputs are in the high-impedance state.
The SN54ALS574B, SN54AS574, and
SN54AS575 are characterized for operation over
the full military temperature range of –55°C to
125°C. The SN74ALS574B, SN74ALS575A,
SN74AS574, and SN74AS575 are characterized
for operation from 0°C to 70°C.
GND
CLK1DOE7Q
GND
CLK
SN54ALS574B, SN54AS574... FK PACKAGE
(TOP VIEW)
SN54AS575... JT OR W PACKAGE
SN74ALS575A, SN74AS575... DW OR NT PACKAGE
(TOP VIEW)CLR
GND
VCC
CLK
SN54AS575 ...FK PACKAGE
(TOP VIEW)GNDNC
CLKOECLRNC1QV
NC – No internal connection
