SN74ALVCH32245KR , 32-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTSFEATURES • Latch-Up Performance Exceeds 100 mA PerJESD 78, Class II• Member of the Texas Instrument ..
SN74ALVCH32973KR ,16-Bit Bus Transceiver and Transparent D-Type Latch with 8 Independent BuffersLOGIC DIAGRAM (POSITIVE LOGIC)A41DIRA31TOEH41LOEH31LEOne of Eight ChannelsC1A61Q11DA11A1A51B1To Sev ..
SN74ALVCH373DW ,Octal Transparent D-Type Latch with 3-State OutputsFEATURESDGV, DW, OR PW PACKAGE• Operates From 1.65 V to 3.6 V(TOP VIEW)• Max t of 3.3 ns at 3.3 Vpd ..
SN74ALVCH373GQNR , OCTAL TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS
SN74ALVCH373PWR ,Octal Transparent D-Type Latch with 3-State Outputsmaximum ratings" may cause permanent damage to the device. These are stress ratingsonly, and functi ..
SN74ALVCH374 ,Octal Positive-Edge-Triggered D-Type Flip-Flop With 3-State OutputsSCES118G–JULY 1997–REVISED OCTOBER 2004(1)RECOMMENDED OPERATING CONDITIONSMIN MAX UNITV Supply volt ..
SN74LVC2G07DCKR ,Dual Buffer/Driver with Open-Drain OutputTable of Contents8.1 Overview.... 81
SN74LVC2G07DCKT ,Dual Buffer/Driver with Open-Drain OutputSupport &Product Order Tools &TechnicalCommunityFolder Now Documents SoftwareSN74LVC2G07SCES308L–AU ..
SN74LVC2G07YZPR ,Dual Buffer/Driver with Open-Drain OutputMaximum Ratings . 410 Power Supply Recommendations... 106.2 ESD Ratings........ 411 Layout.... 106. ..
SN74LVC2G08DCTR ,Dual 2-Input Positive-AND Gate SCES198N–APRIL 1999–REVISED DECEMBER 20155 Pin Configuration and FunctionsDCT Package8-Pin SM8Top ..
SN74LVC2G08DCUR ,Dual 2-Input Positive-AND GateSample & Support &Product Tools &TechnicalCommunityBuyFolder Documents SoftwareSN74LVC2G08SCES198N– ..
SN74LVC2G08DCURG4 ,Dual 2-Input Positive-AND Gate 8-VSSOP -40 to 125Electrical Characteristics....... 612.1 Community Resources...... 126.6 Switching Characteristics.. ..
SN74ALVCH32245KR
32-Bit Bus Transceiver With 3-State Outputs 96-LFBGA -40 to 85
www.ti.com
FEATURES
DESCRIPTION/ORDERING INFORMATION
SN74ALVCH32245
32-BIT BUS TRANSCEIVER
WITH 3-STATE OUTPUTSSCES282D–OCTOBER 1999–REVISED SEPTEMBER 2004
Latch-Up Performance Exceeds 100 mA Per
JESD 78, ClassII•
Memberof the Texas Instruments Widebus+™
Family •
ESD Protection Exceeds JESD22 Operates From 1.65Vto 3.6V – 2000-V Human-Body Model (A114-A) Maxtpdof3nsat 3.3V – 200-V Machine Model (A115-A) ±24-mA
Output Driveat 3.3V – 1000-V Charged-Device Model (C101) Bus Hold on Data Inputs Eliminates the Need
for External Pullup/Pulldown ResistorsThis 32-bit noninverting bus transceiveris designedfor 1.65-Vto 3.6-V VCC operation.
The SN74ALVCH32245is designed for data buses. The control-function
implementation minimizes external timing
This device can be usedas four 8-bit transceivers,or one 32-bit transceiver.It allows
data transmission from theA busto theB bus, dependingon the logic levelat the
direction-control (DIR) input. The output-enableto disable the device so that the buses
effectively are isolated. ensure the high-impedance state during power upor power down, OE should be tiedto VCC througha pullup
resistor; the minimum valueof the resistoris determinedby the current-sinking capabilityof the driver.
Active bus-hold circuitry holds unusedor undriven inputsata valid logic state. Useof pullupor pulldown resistors
with the bus-hold circuitryis not recommended.-40°Cto 85°C Tape and reel ACH245LFBGA- ZKE (Pb-free) 74ALVCH32245ZKER
(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelinesare availableat
www.ti.com/sc/package.
FUNCTION TABLE
(each 8-bit section)
INPUTS OPERATIONOE DIR L B datatoA bus H A datatoB bus X Isolation
