IC Phoenix
 
Home ›  SS58 > SN74ALVCH16841-SN74ALVCH16841DGGR-SN74ALVCH16841DL,20-Bit Bus-Interface D-Type Latch With 3-State Outputs
SN74ALVCH16841-SN74ALVCH16841DGGR-SN74ALVCH16841DL Fast Delivery,Good Price
Part Number:
If you need More Quantity or Better Price,Welcom Any inquiry.
We available via phone +865332716050 Email
Partno Mfg Dc Qty AvailableDescript
SN74ALVCH16841TIN/a39avai20-Bit Bus-Interface D-Type Latch With 3-State Outputs
SN74ALVCH16841DGGRTIN/a3968avai20-Bit Bus-Interface D-Type Latch With 3-State Outputs
SN74ALVCH16841DLTIN/a124avai20-Bit Bus-Interface D-Type Latch With 3-State Outputs


SN74ALVCH16841DGGR ,20-Bit Bus-Interface D-Type Latch With 3-State Outputsmaximum ratings" may cause permanent damage to the device. These are stress ratingsonly, and functi ..
SN74ALVCH16841DL ,20-Bit Bus-Interface D-Type Latch With 3-State Outputsfeatures 3-state outputs19 382Q4 2D4designed specifically for driving highly capacitive or20 37 2D5 ..
SN74ALVCH16863 ,18-Bit Transceiver With 3-State Outputs SN74ALVCH16863 18-BIT TRANSCEIVERWITH 3-STATE OUTPUTSSCES060B – DECEMBER 1995 – REVISED FEBRUARY 1 ..
SN74ALVCH16901 ,18-Bit Universal Bus Transceiver with Parity Generators/Checkersmaximum ratings over operating free-air temperature range (unless otherwise noted)Supply voltage ra ..
SN74ALVCH16901DGGR ,18-Bit Universal Bus Transceiver with Parity Generators/Checkers/sc/package.Please be aware that an important notice concerning availability, standard warranty, an ..
SN74ALVCH16901DGGR ,18-Bit Universal Bus Transceiver with Parity Generators/Checkers       SCES010F − JULY 1995 − REV ..
SN74LVC2G04DBVR ,Dual InverterLogic Diagram (Positive Logic)• Private Branch Exchanges (PBX)1 6• TETRA Base Exchanges1A 1Y• Telec ..
SN74LVC2G04DBVR ,Dual InverterFeatures... 18.3 Feature Description...... 82 Applications..... 18.4 Device Functional Modes...... ..
SN74LVC2G04DCKR ,Dual InverterSample & Support &Product Tools &TechnicalCommunityBuyFolder Documents SoftwareSN74LVC2G04SCES195N– ..
SN74LVC2G04DCKRG4 ,Dual Inverter 6-SC70 -40 to 125Electrical Characteristics....... 512.1 Documentation Support.... 126.6 Switching Characteristics.. ..
SN74LVC2G04DRLR ,Dual Inverter 6-SOT -40 to 125Features Amplifiers (TMA)• Vector Signal Analyzers and Generators1• Available in the Texas Instrume ..
SN74LVC2G04YZPR ,Dual InverterMaximum Ratings.. 411 Layout.... 116.2 ESD Ratings........ 411.1 Layout Guidelines.... 116.3 Recomm ..


SN74ALVCH16841-SN74ALVCH16841DGGR-SN74ALVCH16841DL
20-Bit Bus-Interface D-Type Latch With 3-State Outputs 56-TSSOP -40 to 85
DESCRIPTION
(TOP VIEW)

1OE
1Q1
1Q2
GND
1Q3
1Q4
VCC
1Q5
1Q6
1Q7
GND
1Q8
1Q9
1Q10
2Q1
2Q2
2Q3
GND
2Q4
2Q5
2Q6
VCC
2Q7
2Q8
GND
2Q9
2Q10
2OE
1LE
1D1
1D2
GND
1D3
1D4
VCC
1D5
1D6
1D7
GND
1D8
1D9
1D10
2D1
2D2
2D3
GND
2D4
2D5
2D6
VCC
2D7
2D8
GND
2D9
2D10
2LE buffered output-enable (1OEor 2OE) input can be used place the outputsof the corresponding 10-bit latch
SN74ALVCH16841
20-BIT BUS-INTERFACE D-TYPE LATCH
WITH 3-STATE OUTPUTS
Member Texas Instruments Widebus™
Family
EPIC™ (Enhanced-Performance Implanted
CMOS) Submicron Process
ESD Protection Exceeds 2000V Per
MIL-STD-883, Method 3015; Exceeds 200V
Using Machine Model(C= 200 pF,R=0)
Latch-Up Exceeds 250 mA Per
JESD17
Bus Hold Data Inputs Eliminates the Need
for External Pullup/Pulldown Resistors
Package Include Plastic 300-mil
Shrink Small-Outline (DL) and Thin Shrink
Small-Outline (DGG) Packages

This 20-bit bus-interface D-type latchis designed for
1.65-Vto 3.6-V operation.
The SN74ALVCH16841 features 3-state outputs
designed specifically for driving highly capacitiveor
relatively low-impedance loads. This device is
particularly suitable for implementing buffer registers,
unidirectional drivers, and working registers.
The SN74ALVCH16841 can be used as two 10-bit
latches or one 20-bit latch. The 20 latches are
transparent latches. The device has
noninverting (D) inputs and provides true dataat
its outputs. While the latch-enable (1LEor 2LE) input high, the outputsof the corresponding 10-bit
latch follow the inputs. When LEis taken low, theQ
outputs areat the levels set upat theD
inputs. eithera normal logic state (highor low logic levels)or high-impedance state.In the high-impedance state,
the outputs neither load nor drive the bus lines significantly. does not the internal operationof the latches. data can be retainedor new data can be entered
while the outputs arein the high-impedance state. ensure the state during power upor down, OE should be tiedto VCC througha pullup
resistor; the minimum valueof the resistoris determined the current-sinking capabilityof the driver. bus-holdis providedto hold unusedor floating data inputsata valid logic level.is characterized for operation fromto 85°C.
ic,good price


TEL:86-533-2716050      FAX:86-533-2716790
   

©2020 IC PHOENIX CO.,LIMITED