SN74ALS992DW ,9-Bit D-Type Transparent Read-Back Latches With 3-State Outputs SN74ALS992 9-BIT D-TYPE TRANSPARENT READ-BACK LATCH WITH 3-STATE OUTPUTS SDAS028B – APRIL 1984 – R ..
SN74ALS992NT , 9-BIT D-TYPE TRANSPARENT READ-BACK LATCH WITH 3-STATE OUTPUTS
SN74ALS994NT , 10-BIT D-TYPE TRANSPARENT READ-BACK LATCH
SN74ALS996DW ,Octal D-Type Edge-Triggered Read-Back Latches SDAS098B − OCTOBER 1984 − REVISED JA ..
SN74ALS996DWR ,Octal D-Type Edge-Triggered Read-Back Latchesmaximum ratings over operating free-air temperature range (unless otherwise noted)Supply voltage, V ..
SN74ALVC00 ,Quadruple 2-Input Positive-NAND GateELECTRICAL CHARACTERISTICSover recommended operating free-air temperature range (unless otherwise n ..
SN74LVC1G3157DRLR ,Single-Pole, Double-Throw Analog Switch 6-SOT -40 to 85Maximum Ratings 5I/O I/OK• Added the DTB (X2SON) package to the Thermal Information table... 6• Cha ..
SN74LVC1G3157DRYR ,Single-Pole, Double-Throw Analog Switch 6-SON -40 to 85Electrical Characteristics table.... 7off IN• Added Receiving Notification of Documentation Updates ..
SN74LVC1G3157YZPR ,Single-Pole, Double-Throw Analog SwitchFeatures 3 DescriptionThis single channel single-pole double-throw (SPDT)1• ESD Protection Exceeds ..
SN74LVC1G3208DBVR ,Single 3-Input Positive OR-AND GateFEATURES DESCRIPTIONThis device is designed for 1.65-V to 5.5-V VCC2• Available in the Texas Instru ..
SN74LVC1G32DBVR ,Single 2-Input Positive-OR GateTable of Contents8.1 Overview.. 111
SN74LVC1G32DBVRG4 ,Single 2-Input Positive-OR Gate 5-SOT-23 -40 to 125Features 3 Description2This single 2-input positive-OR gate is designed for1• Available in the Ultr ..
SN74ALS992DW
9-Bit D-Type Transparent Read-Back Latches With 3-State Outputs
Applications Package Options Include Plastic
Small-Outline (DW) Packages and Standard
Plastic (NT) 300-mil DIPs
descriptionThis 9-bit latch is designed specifically for storing
the contents of the input data bus and providing
the capability of reading back the stored data onto
the input data bus. In addition, this device provides
a 3-state buffer-type output and is easily
implemented in parity applications.
The nine latches are transparent D-type latches. While the latch-enable (LE) input is high, the Q outputs follow
the data (D) inputs. The Q outputs are in the 3-state condition when the output-enable (OEQ) input is high.
Read back is provided through the output-enable (OERB) input. When OERB is taken low, the data present at
the output of the data latches is allowed to pass back onto the input data bus. When OERB is taken high, the
output of the data latches is isolated from the D inputs. OERB does not affect the internal operation of the latches;
however, precautions should be taken not to create a bus conflict.
The SN74ALS992 is characterized for operation from 0°C to 70°C.
logic symbol†LE 3 4 5 6 7 8 921D
CLROERBOEQ 10 9Q†This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
CLR
GND
OEQ
