SN74ABT162601DLR ,18-Bit Universal Bus Transceivers With 3-State Outputslogic diagram (positive logic)1OEAB56CLKENAB55CLKAB2LEAB28LEBA30CLKBA29CLKENBA27OEBACE3A11D 54B1LEC ..
SN74ABT162823ADLR , 18-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS
SN74ABT162827A ,20-Bit Buffers/Drivers With 3-State Outputs SCBS248F − JULY 1993 − REVISED JU ..
SN74ABT162827ADGGR ,20-Bit Buffers/Drivers With 3-State Outputsmaximum ratings” may cause permanent damage to the device. These are stress ratings only, andfuncti ..
SN74ABT162827ADL ,20-Bit Buffers/Drivers With 3-State Outputs/sc/package.Please be aware that an important notice concerning availability, standard warranty, an ..
SN74ABT162841DL ,20-Bit Bus-Interface D-Type Latches With 3-State Outputs/sc/package.Please be aware that an important notice concerning availability, standard warranty, an ..
SN74LS109A ,LOW POWER SCHOTTKY
SN74LS109ANSR ,Dual J-K Positive-Edge-Triggered Flip-Flops With Clear And Preset
SN74LS109ANSR ,Dual J-K Positive-Edge-Triggered Flip-Flops With Clear And Preset
SN74LS10D ,TRIPLE 3-INPUT NAND GATE
SN74LS10D ,TRIPLE 3-INPUT NAND GATE
SN74LS11 ,Triple 3-input positive-AND gates
SN74ABT162601-SN74ABT162601DGGR-SN74ABT162601DLR
18-Bit Universal Bus Transceivers With 3-State Outputs
State-of-the-Art EPIC-II B BiCMOS DesignSignificantly Reduces Power Dissipation UBT (Universal Bus Transceiver)
Combines D-Type Latches and D-Type
Flip-Flops for Operation in Transparent,
Latched, Clocked, or Clock-Enabled Mode Latch-Up Performance Exceeds 500 mA Per
JESD 17 Typical VOLP (Output Ground Bounce)
< 0.8 V at VCC = 5 V, TA = 25°C High-Impedance State During Power Up
and Power Down Flow-Through Architecture Optimizes PCB
Layout Package Options Include Plastic 300-mil
Shrink Small-Outline (DL) and Thin Shrink
Small-Outline (DGG) Packages and 380-mil
Fine-Pitch Ceramic Flat (WD) Package
Using 25-mil Center-to-Center Spacings
descriptionThese 18-bit universal bus transceivers combine
D-type latches and D-type flip-flops to allow data
flow in transparent, latched, and clocked modes.
Data flow in each direction is controlled by
output-enable (OEAB and OEBA), latch-enable
(LEAB and LEBA), and clock (CLKAB and
CLKBA) inputs. The clock can be controlled by the
clock-enable (CLKENAB and CLKENBA) inputs.
For A-to-B data flow, the device operates in the transparent mode when LEAB is high. When LEAB is low, the
A data is latched if CLKAB is held at a high or low logic level. If LEAB is low, the A data is stored in the
latch/flip-flop on the low-to-high transition of CLKAB. Output-enable OEAB is active-low. When OEAB is low,
the outputs are active. When OEAB is high, the outputs are in the high-impedance state. Data flow for B to A
is similar to that of A to B but uses OEBA, LEBA, CLKBA, and CLKENBA.
The B-port outputs, which are designed to source or sink up to 12 mA, include equivalent 25-W series resistors
to reduce overshoot and undershoot.
When VCC is between 0 and 2.1 V, the device is in the high-impedance state during power up or power down.
However, to ensure the high-impedance state above 2.1 V, OE should be tied to VCC through a pullup resistor;
the minimum value of the resistor is determined by the current-sinking capability of the driver.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
GNDCC
GND
A10
A11
A12
GND
A13
A14
A15
VCC
A16
A17
GND
A18
OEBA
LEBA
GNDCC
GND
B10
B11
B12
GND
B13
B14
B15
VCC
B16
B17
GND
B18
CLKBA
CLKENBA
