SN74LS76N ,DUAL JK FLIP-FLOP WITH SET AND CLEAR
SN74LS796N ,TRI-STATE OCTAL BUFFERS
SN74LS796N ,TRI-STATE OCTAL BUFFERS
SN74LS798N ,TRI-STATE OCTAL BUFFERS
SN74LS83N ,4-BIT BINARY FULL ADDER WITH FAST CARRYSN54/74LS83A4-BIT BINARY FULL ADDERWITH FAST CARRYThe SN54 /74LS83A is a high-speed 4-Bit binary Fu ..
SN74LS85 ,LOW POWER SCHOTTKY
SP241AET , 5V Powered Multi-Channel RS-232 Drivers/Receivers
SP2526A-2EN , Dual USB High-Side Power Switch
SP26LV431CN , High Speed, 3.3V Quad RS-422 Differential Line Driver
SP26LV431CN , High Speed, 3.3V Quad RS-422 Differential Line Driver
SP26LV432CN , High Speed, Low Power Quad RS-422 Differential Line Receiver
SP26LV432CN , High Speed, Low Power Quad RS-422 Differential Line Receiver
SN54LS76J-SN74LS76N
DUAL JK FLIP-FLOP WITH SET AND CLEAR
DUAL JK FLIP-FLOP
WITH SET AND CLEARThe SN54/74LS76A offers individual J, K, Clock Pulse, Direct Set and Di-
rect Clear inputs. These dual flip-flops are designed so that when the clock
goes HIGH, the inputs are enabled and data will be accepted. The Logic Level
of the J and K inputs will perform according to the Truth Table as long as mini-
mum set-up times are observed. Input data is transferred to the outputs on the
HIGH-to-LOW clock transitions.
MODE SELECT — TRUTH TABLE*Both outputs will be HIGH while both SD and CD are LOW, but the output states are unpredictable
if SD and CD go HIGH simultaneously.
H,h = HIGH Voltage Level
L,l = LOW Voltage Level
X = Immaterial
l, h (q) = Lower case letters indicate the state of the referenced input (or output) one setup time prior
to the HIGH-to-LOW clock transition
LOGIC DIAGRAMCLEAR (CD)
CLOCK (CP)
SET (SD)
