SN54LS353J ,DUAL 4-INPUT MULTIPLEXER WITH 3-STATE OUTPUTSFUNCTIONAL DESCRIPTIONThe SN54/74LS353 contains two identical 4-input Multi- inputs which when HIGH ..
SN54LS353J ,DUAL 4-INPUT MULTIPLEXER WITH 3-STATE OUTPUTSSN54/74LS353DUAL 4-INPUT MULTIPLEXERWITH 3-STATE OUTPUTSThe LSTTL/MSI SN54/74LS353 is a Dual 4-Inpu ..
SN54LS365AJ ,3-state hex bufferSN54/74LS365ASN54/74LS366ASN54/74LS367A3-STATE HEX BUFFERSSN54/74LS368AThese devices are high speed ..
SN54LS365J ,3-STATE HEX BUFFERSSN54/74LS365ASN54/74LS366ASN54/74LS367A3-STATE HEX BUFFERSSN54/74LS368AThese devices are high speed ..
SN54LS366AJ ,3-state hex bufferSN54/74LS365ASN54/74LS366ASN54/74LS367A3-STATE HEX BUFFERSSN54/74LS368AThese devices are high speed ..
SN54LS366J ,3-STATE HEX BUFFERSSN54/74LS365ASN54/74LS366ASN54/74LS367A3-STATE HEX BUFFERSSN54/74LS368AThese devices are high speed ..
SN74HC10NSR ,Triple 3-Input Positive-NAND Gates SCLS083D − DECEMBER 1982 − REVISED AUGUST 2003 Wide ..
SN74HC10PW ,Triple 3-Input Positive-NAND Gateslogic diagram (positive logic)AYBC†absolute
SN74HC10PWR ,Triple 3-Input Positive-NAND Gatesmaximum ratings over operating free-air temperature range (unless otherwise noted)Supply voltage ra ..
SN74HC10PWRG4 ,Triple 3-Input Positive-NAND Gates 14-TSSOP -40 to 85/sc/package.Please be aware that an important notice concerning availability, standard warranty, an ..
SN74HC11 ,Triple 3-Input Positive-AND Gateslogic diagram (positive logic)AYBC†absolute
SN74HC112 ,Dual J-K Negative-Edge-Triggered Flip-Flops With Clear and Presetmaximum ratings over operating free-air temperature rangeSupply voltage range, V . . . . . . . . . ..
SN54LS353J-SN74LS353N
DUAL 4-INPUT MULTIPLEXER WITH 3-STATE OUTPUTS
DUAL 4-INPUT MULTIPLEXER
WITH 3-STATE OUTPUTSThe LSTTL/MSI SN54/74LS353 is a Dual 4-Input Multiplexer with 3-state
outputs. It can select two bits of data from four sources using common select
inputs. The outputs may be individually switched to a high impedance state
with a HIGH on the respective Output Enable (E0) inputs, allowing the outputs
to interface directly with bus oriented systems. It is fabricated with the Schott-
ky barrier diode process for high speed and is completely compatible with all
TTL families. Inverted Version of the SN54/74LS253 Schottky Process for High Speed Multifunction Capability Input Clamp Diodes Limit High Speed Termination Effects
CONNECTION DIAGRAM DIP (TOP VIEW)NOTE:
The Flatpak version
has the same pinouts
(Connection Diagram) as
the Dual In-Line Package.--- -- - - ---- --- -- - - -- -- -
PIN NAMES LOADING (Note a)S0, S1 Common Select Inputs
Multiplexer AE0a Output Enable (Active LOW) Input
I0A–I3a Multiplexer Inputs Multiplexer Output (Note b)
Multiplexer BE0b Output Enable (Active LOW) Input
I0b–I3b Multiplexer Inputs Multiplexer Output (Note b)
NOTES:
a) 1 TTL Unit Load (U.L.) = 40 μA HIGH/1.6 mA LOW.
b) The Output LOW drive factor is 7.5 U.L. for Military (54) and 15 U.L. for Commercial
(74) Temperature Ranges. The Output HIGH drive factor is 25 U.L. for Military and 65 U.L.
for Commercial Temperature Ranges.
