SN74LS298D ,QUAD 2-INPUT MULTIPLEXER WITH STORAGEBLOCK DIAGRAM* * * * * * * ** ** ** ** ** ** * * * * * * * * ** ** * * * * * * ** * * ** ** * ..
SN74LS298N ,QUAD 2-INPUT MULTIPLEXER WITH STORAGESN54/74LS298QUAD 2-INPUT MULTIPLEXERWITH STORAGEThe SN54/ 74LS298 is a Quad 2-Port Register. It is ..
SN74LS30 ,8-INPUT NAND GATEmaximum ratings over operating free-air temperature range (unless otherwise noted)Supply voltage, V ..
SN74LS30D ,8-INPUT NAND GATEmaximum ratings over operating free-air temperature range (unless otherwise noted)Supply voltage, V ..
SN74LS30DG4 ,8-input positive-NAND gates 14-SOIC 0 to 70. Package Options Include Plastic "Small SN5430 . . .J PACKAGEOutline" Packages, Ceramic Chip Carri ..
SN74LS30DR ,8-input positive-NAND gates. Package Options Include Plastic "Small SN5430 . . .J PACKAGEOutline" Packages, Ceramic Chip Carri ..
SP0103NC3-2 , SP0103 Series with Integrated Amplifier
SP0103NC3-2 , SP0103 Series with Integrated Amplifier
SP0103NC3-2 , SP0103 Series with Integrated Amplifier
SP0204LE5 , “Zero Height” SiSonic™ Microphone Specification
SP0208LE5 , Amplified “Zero Height” SiSonic™ Microphone with Enhanced RF Specification
SP03-3.3BTG , Low Capacitance TVS protection for high-speed data interfaces
SN54LS298J-SN74LS298D-SN74LS298N
Quad 2-Port Register Multiplexer with Storage
QUAD 2-INPUT MULTIPLEXER
WITH STORAGEThe SN54/74LS298 is a Quad 2-Port Register. It is the logical equivalent of
a quad 2-input multiplexer followed by a quad 4-bit edge-triggered register. A
Common Select input selects between two 4-bit input ports (data sources.)
The selected data is transferred to the output register synchronous with the
HIGH to LOW transition of the Clock input.
The LS298 is fabricated with the Schottky barrier process for high speed
and is completely compatible with all Motorola TTL families. Select From Two Data Sources Fully Edge-Triggered Operation Typical Power Dissipation of 65 mW Input Clamp Diodes Limit High Speed Termination Effects--- -- -- -- -- --- -- - -- - - -
CONNECTION DIAGRAM DIP (TOP VIEW)NOTE:
The Flatpak version
has the same pinouts
(Connection Diagram) as
the Dual In-Line Package.
PIN NAMES LOADING (Note a) Common Select Input Clock (Active LOW Going Edge) Input
I0a–I0d Data Inputs From Source 0
I1a–I1d Data Inputs From Source 1
Qa–Qd Register Outputs (Note b)
NOTES:
a) 1 TTL Unit Load (U.L.) = 40 μA HIGH/1.6 mA LOW.
b) The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial
(74) Temperature Ranges.
