SN54LS132J ,QUAD 2-INPUT SCHMITT TRIGGER NAND GATEq Operation from Very Slow Edgesq Improved Line-Receiving Charac-teristicsq High Noise immunitySN54 ..
SN54LS136J ,QUAD 2-INPUT EXCLUSIVE OR GATE
SN54LS136J ,QUAD 2-INPUT EXCLUSIVE OR GATE
SN54LS136J ,QUAD 2-INPUT EXCLUSIVE OR GATE
SN54LS136J ,QUAD 2-INPUT EXCLUSIVE OR GATE
SN54LS136J ,QUAD 2-INPUT EXCLUSIVE OR GATE
SN74GTLP1394PW ,2-Bit LVTTL-to-GTLP Adj-Edge-Rate Bus Xcvr w/Split LVTTL Port, Feedback Path, & Selectable Polarityfeatures TI-OPC circuitry, which actively limits the overshoot caused by improperly terminatedbackp ..
SN74GTLP1394PWR ,2-Bit LVTTL-to-GTLP Adj-Edge-Rate Bus Xcvr w/Split LVTTL Port, Feedback Path, & Selectable PolaritySCES286F–OCTOBER 1999–REVISED APRIL 2005DESCRIPTION/ORDERING INFORMATION (CONTINUED)The SN74GTLP139 ..
SN74GTLP1395PWR ,Two 1-Bit LVTTL/GTLP Adj-Edge-Rate Bus Xcvrs w Split LVTTL Port, Fdbk Path and Selectable PolarityFEATURES • ESD Protection Exceeds JESD 22• TI-OPC™ Circuitry Limits Ringing on – 2000-V Human-Body ..
SN74GTLP2033DGGR ,8-Bit LVTTL-GTLP Adjustable-Edge-Rate Registered Transceiver with Split LVTTL Port and Feedback Path 48-TSSOP -40 to 85 ..
SN74GTLP2034DGGR , 8-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE REGISTERED TRANSCEIVER WITH SPLIT LVTTL PORT AND FEEDBACK PATH
SN74GTLP21395DW ,Two 1-Bit LVTTL/GTLP Adj-Edge-Rate Bus Xcvrs w Split LVTTL Port, Fdbk Path and Selectable PolarityFEATURES • Polarity Control Selects True orComplementary Outputs• TI-OPC™ Circuitry Limits Ringing ..
SN54LS132J-SNJ54LS132J
Quadruple 2-Input Positive-NAND Schmitt Triggers
�������� ���������� ��������� �������� ���������� �������� ��������� ������� ������������� ������� �������� SDLS047 − DECEMBER 1983 − REVISED MARCH 1988 ���������� ���� �����!"#��� �$ %&��’�# "$ �� (&)*�%"#��� +"#’, Copyright 1988, ���+&%#$ %�����! #� $(’%���%"#���$ (’� #-’ #’�!$ �� �’."$ ��$#�&!’�#$ $#"�+"�+ /"��"�#0, ���+&%#��� (��%’$$��1 +�’$ ��# �’%’$$"��*0 ��%*&+’ #’$#��1 �� "** ("�"!’#’�$, 1 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
