SAF-XC161CJ-16F20F AC ,High End Microcontroller with CAN & J1850 InterfaceData Sheet, V2.2, Jun. 2003XC161CJ16-Bit Single-Chip Microcontroller MicrocontrollersNe ve r sto p ..
SAF-XC164CM-8F40F ,16-bit MicrocontrollerFeatures On-chip real time clock Single cycle 16-bit CPU with 5-stage pipeline Enhanced power savi ..
SAF-XC164CS-16F40F , 16-Bit Single-Chip Microcontroller with C166SV2 Core
SAF-XC878CM-16FFI , 8-Bit Single-Chip Microcontroller
SAF-XC886LM-8FFI , 8-Bit Single-Chip Microcontroller
SAI01 , Surface-mount and Separate Excitation Type
SC900844JVK , Integrated Power Management IC for Ultra-mobile and Embedded Applications
SC900AMLTRT , Programmable Penta ULDO with RESET and I2C Interface
SC9012 ,stock - INFRARED REMOTE CONTROL TRANSMITTER
SC902-2 ,LOW LOSS SUPER HIGH SPEED RECTIFIER
SC91415CK ,stock - TONE/PULSE SWITCHABLE DIALER WITH LCD INTERFACE AND DUAL-TONE MELODY
SC9148B ,stock - INFRARED REMOTE CONTROL TRANSMITTER USED TOGETHER
SAF-XC161CJ-16F20F AC
High End Microcontroller with CAN & J1850 Interface
XC161CJ-Bit Single-Chip Microcontroller
Controller Area Network (CAN): License of Robert Bosch GmbH
XC161
Revision History:2003-06V2.2
Previous Version:2002-11V2.1
2002-10V2.0
2002-07V1.1
2002-03V1.0
XC16116-Bit Single-Chip Microcontroller
XC166 Family
XC161Summary of FeaturesHigh Performance 16-bit CPU with 5-Stage Pipeline25 ns Instruction Cycle Time at 40MHz CPU Clock (Single-Cycle Execution)1-Cycle Multiplication (16 × 16 bit), Background Division (32 / 16 bit) in 21 Cycles1-Cycle Multiply-and-Accumulate (MAC) InstructionsEnhanced Boolean Bit Manipulation FacilitiesZero-Cycle Jump ExecutionAdditional Instructions to Support HLL and Operating SystemsRegister-Based Design with Multiple Variable Register BanksFast Context Switching Support with Two Additional Local Register Banks16 Mbytes Total Linear Address Space for Code and Data1024 Bytes On-Chip Special Function Register Area (C166Family Compatible)16-Priority-Level Interrupt System with 74 Sources, Sample-Rate down to 50 ns8-Channel Interrupt-Driven Single-Cycle Data Transfer Facilities via
Peripheral Event Controller (PEC), 24-Bit Pointers Cover Total Address SpaceClock Generation via on-chip PLL (factors 1:0.15 … 1:10), or
via Prescaler (factors 1:1 … 60:1)On-Chip Memory Modules2 Kbytes On-Chip Dual-Port RAM (DPRAM)4 Kbytes On-Chip Data SRAM (DSRAM)2 Kbytes On-Chip Program/Data SRAM (PSRAM)128 Kbytes On-Chip Program Memory (Flash Memory)On-Chip Peripheral Modules12-Channel A/D Converter with Programmable Resolution (10-bit or 8-bit) and
Conversion Time (down to 2.55 µs or 2.15 µs)Two 16-Channel General Purpose Capture/Compare Units (32 Input/Output Pins)Multi-Functional General Purpose Timer Unit with 5 TimersTwo Synchronous/Asynchronous Serial Channels (USARTs)Two High-Speed-Synchronous Serial ChannelsOn-Chip TwinCAN Interface (Rev. 2.0B active) with 32 Message Objects
(Full CAN/Basic CAN) on Two CAN Nodes, and Gateway FunctionalitySerial Data Link Module (SDLM), compliant with J1850, supporting Class2IIC Bus Interface (10-bit addressing, 400 kbit/s) with 3 Channels (multiplexed)On-Chip Real Time Clock, Driven by Dedicated OscillatorIdle, Sleep, and Power Down Modes with Flexible Power ManagementProgrammable Watchdog Timer and Oscillator Watchdog
