PHB191NQ06LT ,N-channel TrenchMOS logic level FETapplications Uninterruptible power supplies1.4 Quick reference data Table 1. Quick referenceSymbol ..
PHB191NQ06LT ,N-channel TrenchMOS logic level FETGeneral descriptionLogic level N-channel enhancement mode Field-Effect Transistor (FET) in a plasti ..
PHB20N06T ,N-channel TrenchMOS(tm) transistor
PHB20N06T ,N-channel TrenchMOS(tm) transistor
PHB20NQ20T ,N-channel TrenchMOS(tm) transistorELECTRICAL CHARACTERISTICST= 25˚C unless otherwise specifiedjSYMBOL PARAMETER CONDITIONS MIN. TYP. ..
PHB20NQ20T ,N-channel TrenchMOS(tm) transistorLimiting values in accordance with the Absolute Maximum System (IEC 134)SYMBOL PARAMETER CONDITIONS ..
PLCC32 , PLCC Outline Dimensions
PLCC32 , PLCC Outline Dimensions
PLCC-32 , PLCC Outline Dimensions
PLCC-44 , STAR STAR Surface Mount Tape-and-Reel Specification
PLCD5583 ,5 x 5 Dot Matrix Parallel Input Alpha...Features:Red), PLCD5583 (Green), and PLCD5584 (High Efficiency Green) are – Individual Flashing Char ..
PLCD-5583 ,5 x 5 Dot Matrix Parallel Input Alpha...FEATURES Code0.209 (5.31)• Eight 0.145" (3.68 mm) High 5 x 5 Dot Matrix PLCD558XZWW 1OSRAMCharacter ..
PHB191NQ06LT
N-channel TrenchMOS logic level FET
PHB191NQ06LT
N-channel TrenchMOS logic level FET
Rev. 02 — 13 January 2010 Product data sheet Product profile
1.1 General descriptionLogic level N-channel enhancement mode Field-Effect Transistor (FET) in a plastic
package using TrenchMOS technology. This product is designed and qualified for use in
computing, communications, consumer and industrial applications only.
1.2 Features and benefits Low conduction losses due to low
on-state resistance Suitable for logic level gate drive
sources
1.3 Applications DC-to-DC convertors General industrial applications Motors, lamps and solenoids Uninterruptible power supplies
1.4 Quick reference data Table 1. Quick referenceVDS drain-source voltage Tj≥25 °C; Tj≤ 175°C - - 55 V drain current Tmb =25°C; VGS =10V;
see Figure 1 and 3
--75 A
Ptot total power
dissipation
Tmb=25 °C; see Figure 2 - - 300 W
Dynamic characteristicsQGD gate-drain charge VGS =5V; ID =25A;
VDS =44V; Tj =25°C;
see Figure 11 37.6 - nC
Static characteristicsRDSon drain-source
on-state resistance
VGS =10V; ID =25A; =25°C;
see Figure 10 and 9
-3.1 3.7 mΩ
NXP Semiconductors PHB191NQ06LT
N-channel TrenchMOS logic level FET Pinning information[1] It is not possible to make connection to pin 2.
Ordering information Limiting values
Table 2. Pinning information gate
SOT404 (D2PAK) drain [1] source D mounting base; connected to
drain
Table 3. Ordering informationPHB191NQ06LT D2PAK plastic single-ended surface-mounted package (D2PAK); 3 leads (one
lead cropped)
SOT404
Table 4. Limiting valuesIn accordance with the Absolute Maximum Rating System (IEC 60134).
VDS drain-source voltage Tj≥25 °C; Tj≤ 175°C - 55 V
VDGR drain-gate voltage Tj≥25 °C; Tj≤ 175 °C; RGS =20kΩ -55 V
VGS gate-source voltage -15 15 V drain current VGS =10V; Tmb= 100 °C; see Figure 1 -75 A
VGS =10V; Tmb =25°C; see Figure 1 and 3 -75 A
IDM peak drain current tp≤10 µs; pulsed; Tmb =25°C; see Figure 3 -240 A
Ptot total power dissipation Tmb =25°C; see Figure 2 -300 W
Tstg storage temperature -55 175 °C junction temperature -55 175 °C
Source-drain diode source current Tmb =25°C - 75 A
ISM peak source current tp≤10 µs; pulsed; Tmb =25°C - 240 A
Avalanche ruggednessEDS(AL)S non-repetitive
drain-source avalanche
energy
VGS =10V; Tj(init) =25°C; ID =75A; Vsup≤55V;
unclamped; RGS =50 Ω; tp≤ 0.21ms
-560 mJ
NXP Semiconductors PHB191NQ06LT
N-channel TrenchMOS logic level FET
NXP Semiconductors PHB191NQ06LT
N-channel TrenchMOS logic level FET Thermal characteristics
Table 5. Thermal characteristicsRth(j-mb) thermal resistance from
junction to mounting
base
see Figure 4 --0.5 K/W
Rth(j-a) thermal resistance from
junction to ambient
mounted on a printed-circuit board;
vertical in still air; minimum footprint
-50 - K/W
NXP Semiconductors PHB191NQ06LT
N-channel TrenchMOS logic level FET CharacteristicsTable 6. Characteristics
Static characteristicsV(BR)DSS drain-source
breakdown voltage =250 µA; VGS =0V; Tj =-55°C 50 - - V =250 µA; VGS =0V; Tj =25°C 55 - - V
VGS(th) gate-source threshold
voltage =1mA; VDS = VGS; Tj =-55 °C;
see Figure 7 and 8
--2.2 V =1mA; VDS = VGS; Tj= 175 °C;
see Figure 7 and 8
0.5 - - V =1mA; VDS = VGS; Tj =25°C;
see Figure 7 and 8
11.5 2 V
IDSS drain leakage current VDS =55V; VGS =0V; Tj=25°C --1 µA
VDS =55V; VGS =0V; Tj= 175°C - - 500 µA
IGSS gate leakage current VGS =15V; VDS =0V; Tj=25°C - 2 100 nA
VGS =-15 V; VDS =0V; Tj=25°C - 2 100 nA
RDSon drain-source on-state
resistance
VGS =4.5 V; ID =25A; Tj =25°C;
see Figure 9
--4.4 mΩ
VGS =5V; ID =25A; Tj =25°C;
see Figure 10 and 9
-3.5 4.2 mΩ
VGS =10V; ID =25A; Tj= 175 °C;
see Figure 10 and 9
--7.4 mΩ
VGS =10V; ID =25A; Tj =25°C;
see Figure 10 and 9
-3.1 3.7 mΩ
Dynamic characteristicsQG(tot) total gate charge ID =25A; VDS =44V; VGS =5V; =25°C; see Figure 11 95.6 - nC
QGS gate-source charge - 17.2 - nC
QGD gate-drain charge - 37.6 - nC
Ciss input capacitance VDS =25V; VGS=0 V; f=1 MHz; =25°C; see Figure 12 7665 - pF
Coss output capacitance - 1045 - pF
Crss reverse transfer
capacitance 465 - pF
td(on) turn-on delay time VDS =30V; RL =1.2 Ω; VGS =5V;
RG(ext) =10 Ω; Tj =25°C
-63 - ns rise time - 232 - ns
td(off) turn-off delay time - 273 - ns fall time - 178 - ns
Source-drain diodeVSD source-drain voltage IS =25A; VGS =0V; Tj =25°C;
see Figure 13 0.79 1.2 V
trr reverse recovery time IS =20A; dIS/dt= -100 A/µs; VGS =0V;
VDS =25V; Tj =25°C
-78 - ns recovered charge - 171 - nC
NXP Semiconductors PHB191NQ06LT
N-channel TrenchMOS logic level FET
NXP Semiconductors PHB191NQ06LT
N-channel TrenchMOS logic level FET
