PACVGA200 ,VGA Port Companion Circuit2PACVGA200Table 1. PIN DESCRIPTIONSLead(s) Name Description1 V 4 Positive voltage supply pin. This ..
PACVGA200Q , VGA PORT COMPANION CIRCUIT
PACVGA200Q , VGA PORT COMPANION CIRCUIT
PACVGA200Q , VGA PORT COMPANION CIRCUIT
PACVGA-200Q , VGA PORT COMPANION CIRCUIT
PACVGA201 ,VGA PORT COMPANION CIRCUIT3PACVGA201SPECIFICATIONS (Contd)Table 3. ELECTRICAL OPERATING CHARACTERISTICS (Note 1)Symbol Param ..
PCF8576CH ,Universal LCD driver for low multiplex ratesGENERAL DESCRIPTION11 AC CHARACTERISTICS3 ORDERING INFORMATION11.1 Typical supply current character ..
PCF8576CT ,Universal LCD driver for low multiplex ratesINTEGRATED CIRCUITSDATA SHEETPCF8576CUniversal LCD driver for lowmultiplex rates1998 Jul 30Product ..
PCF8576CTT ,Universal LCD driver for low multiplex ratesapplications) Selectable backplane drive configuration: static, 2, 3, or 4 backplane multiplexing1 ..
PCF8576CU/2/F2 ,PCF8576C; Universal LCD driver for low multiplex rates
PCF8576CU/2/F2 ,PCF8576C; Universal LCD driver for low multiplex rates
PCF8576DH , Universal LCD driver for low multiplex rates
PACVGA200
VGA Port Companion Circuit
PACVGA200
VGA Port Companion Circuit
Product Description
The PACVGA200 incorporates seven channels of ESD protection
for all signal lines commonly found in a VGA port. ESD protection is
implemented with current steering diodes designed to safely handle
the high surge currents encountered with IECï61000ï4ï2 Levelï4
ESD Protection (r8 kV contact discharge). When a channel is
subjected to an electrostatic discharge, the ESD current pulse is
diverted via the protection diodes into either the positive supply rail or
ground where it may be safely dissipated. Separate positive supply
rails are provided for the VIDEO, DDC and SYNC channels to
facilitate interfacing with low voltage Video Controller ICs and
provide design flexibility in multiïsupplyïvoltage environments.
Two nonïinverting drivers provide buffering for the HSYNC and
VSYNC signals from the Video Controller IC (SYNC_IN1,
SYNC_IN2). These buffers accept TTL input levels and convert them
to CMOS output levels that swing between Ground and VCC4.
These drivers have nominal 60 output impedance (RS) to match
the characteristic impedance of the HSYNC & VSYNC lines of the
video cables typically used in PC applications. Two Nïchannel FETs
provide the level shifting function required when the DDC controller
is operated at a lower supply voltage than the monitor. Three 75
termination resistors suitable for terminating the video signals from
the video DAC are also provided. These resistors have separate input
pins to allow insertion of additional EMI filtering, if required, between
the termination point and the ESD protection diodes. These resistors
are matched to better than 2% for excellent signal level matching for
the R/G/B signals.
When the PWR_UP input is driven LOW, the SYNC inputs can be
floated without causing the SYNC buffers to draw any current from
the VCC4 supply. When the PWR_UP input is LOW, the SYNC
outputs are driven LOW.
An internal diode (D1 in schematic on previous page) is also
provided so that VCC3 can be derived from VCC4, if desired, by
connecting VCC3 to V_BIAS. In applications where VCC4 may be
powered down, diode D1 blocks any DC current paths from the
DDC_OUT pins back to the powered down VCC4 rail via the top ESD
protection diodes.
Features Single Chip Solution for the VGA Port Interface Includes ESD Protection, Level Shifting, and RGB
Termination Seven Channels of ESD Protection for All VGA Port
Connector Pins Meeting IECï61000ï4ï2 Levelï4 ESD
Requirements (r8 kV Contact Discharge) Very Low Loading Capacitance from ESD Protection
Diodes on VIDEO Lines, 4 pF Typical 75 Termination Resistors for VIDEO Lines
(Matched to 1% Typ.) TTL to CMOS LevelïTranslating Buffers with Power
Down Mode for HSYNC and VSYNC Lines BiïDirectional Level Shifting NïChannel FETs
Provided for DDC_CLK & DDC_DATA Channels Compact 24ïPin QSOP Package These Devices are PbïFree and are RoHS Compliant
Applications
http://
MARKING DIAGRAM
Device Package Shipping
ORDERING INFORMATION
PACVGA200QR QSOP24
(PbïFree)
2500/Tape & Reel
For information on tape and reel specifications,
including part orientation and tape sizes, please
refer to our Tape and Reel Packaging Specification
Brochure, BRD8011/D.
QSOP24
QR SUFFIX
CASE 492B
PACVGA200QR= Specific Device Code = Assembly Location = Wafer Lot = Year = Work Week
PACVGA200QR
AWLYWW
