OP37GZ ,Low Noise, Precision, High Speed Operational Amplifierapplications. Exceptionally low noiseEpoxy Mini-DIP(e = 3.5 nV/ @ 10 Hz), a low 1/f noise corner fr ..
OP400 ,Quad Low-Offset, Low Power Operational AmplifierCHARACTERISTICSS AOP400A/E OP400F OP400G/HParameter Symbol Conditions Min Typ Max Min Typ Max Min T ..
OP400ATC , Quad Low Offset, Low Power Operational Amplifier
OP400AY ,Quad Low-Offset, Low-Power Operational AmplifierCHARACTERISTICS (@ V = 15 V, –55C T = 125C for OP400A, unless otherwise noted.)S AParameter Symb ..
OP400AY ,Quad Low-Offset, Low-Power Operational AmplifierFEATURES PIN CONNECTIONSLow Input Offset Voltage 150 V Max14-PIN HERMETIC DIP 16-PIN SOLLow Offset ..
OP400EY ,Quad Low-Offset, Low-Power Operational AmplifierSPECIFICATIONS(@ V = 15 V, T = 25C, unless otherwise noted.)ELECTRICAL
P45N02 ,45A / 20V / 0.022 Ohm / N-Channel Logic Level Power MOSFETsFeatures Description• 45A, 20V The RFP45N02L, RF1S45N02L, and RF1S45N02LSM areN-Channel power MOSFE ..
P45N03LTG , N-Channel Logic Level Enhancement Mode Field Effect Transistor
P45N03LTG , N-Channel Logic Level Enhancement Mode Field Effect Transistor
P45N03LTG , N-Channel Logic Level Enhancement Mode Field Effect Transistor
P45N03LTG , N-Channel Logic Level Enhancement Mode Field Effect Transistor
P4802CAL , gas plasma arresters-package dimensions/specifications
OP37AZ-OP37EP-OP37EZ-OP37FP-OP37GP-OP37GP.-OP37GS-OP37GS.-OP37GZ
Low Noise, Precision, High Speed Operational Amplifier
REV.A
Low Noise, Precision, High Speed
Operational Amplifier (A VCL > 5)
SIMPLIFIED SCHEMATIC
FEATURES
Low Noise, 80 nV p-p (0.1 Hz to 10 Hz)
3 nV/√Hz @ 1 kHz
Low Drift, 0.2 �V/�C
High Speed, 17 V/�s Slew Rate
63 MHz Gain Bandwidth
Low Input Offset Voltage, 10 �V
Excellent CMRR, 126 dB (Common-Voltage @ 11 V)
High Open-Loop Gain, 1.8 Million
Replaces 725, OP-07, SE5534 In Gains > 5
Available in Die Form
GENERAL DESCRIPTIONThe OP37 provides the same high performance as the OP27,
but the design is optimized for circuits with gains greater than
five. This design change increases slew rate to 17 V/µs and
gain-bandwidth product to 63 MHz.
The OP37 provides the low offset and drift of the OP07
plus higher speed and lower noise. Offsets down to 25 µV and
drift of 0.6 µV/°C maximum make the OP37 ideal for preci-
sion instrumentation applications. Exceptionally low noise
(en= 3.5 nV/ @ 10 Hz), a low 1/f noise corner frequency of
2.7 Hz, and the high gain of 1.8 million, allow accurate
high-gain amplification of low-level signals.
The low input bias current of 10 nA and offset current of 7 nA
are achieved by using a bias-current cancellation circuit. Over
the military temperature range this typically holds IB and IOS
to 20 nA and 15 nA respectively.
PIN CONNECTIONS
8-Lead Hermetic DIP
(Z Suffix)
Epoxy Mini-DIP
(P Suffix)
8-Lead SO
(S Suffix)The output stage has good load driving capability. A guaranteed
swing of 10 V into 600 Ω and low output distortion make the
OP37 an excellent choice for professional audio applications.
PSRR and CMRR exceed 120 dB. These characteristics, coupled
with long-term drift of 0.2 µV/month, allow the circuit designer
to achieve performance levels previously attained only by
discrete designs.
Low-cost, high-volume production of the OP37 is achieved by
using on-chip zener-zap trimming. This reliable and stable offset
trimming scheme has proved its effectiveness over many years of
production history.
The OP37 brings low-noise instrumentation-type performance to
such diverse applications as microphone, tapehead, and RIAA
phono preamplifiers, high-speed signal conditioning for data
acquisition systems, and wide-bandwidth instrumentation.
OP37
ABSOLUTE MAXIMUM RATINGS4Supply Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .22 V
Internal Voltage (Note 1 ) . . . . . . . . . . . . . . . . . . . . . . . . .22 V
Output Short-Circuit Duration . . . . . . . . . . . . . . . . .Indefinite
Differential Input Voltage (Note2) . . . . . . . . . . . . . . . . .0.7 V
Differential Input Current (Note 2) . . . . . . . . . . . . . . . .25 mA
Storage Temperature Range . . . . . . . . . . . . .–65°C to +150°C
Operating Temperature Range
OP37A . . . . . . . . . . . . . . . . . . . . . . . . . . .–55°C to +1 25°C
OP37E (Z) . . . . . . . . . . . . . . . . . . . . . . . . . .–25°C to +85°C
OP37E, OP-37F (P) . . . . . . . . . . . . . . . . . . . . .0°C to 70°C
OP37G (P, S, Z) . . . . . . . . . . . . . . . . . . . . .–40°C to +85°C
Lead Temperature Range (Soldering, 60 sec) . . . . . . . .300°C
Junction Temperature . . . . . . . . . . . . . . . . . .–45°C to +150°C
8-Lead Hermetic DIP (Z)
8-Lead Plastic DIP (P)
NOTESFor supply voltages less than 22 V, the absolute maximum input voltage is equal
to the supply voltage.The OP37’s inputs are protected by back-to-back diodes. Current limiting resistors
are not used in order to achieve low noise. If differential input voltage exceeds 0.7 V,
the input Current should be limited to 25 mA.�JA is specified for worst case mounting conditions, i.e., �JA is specified for device
in socket for TO, CerDIP, P-DIP, and LCC packages; �JA is specified for device
soldered to printed circuit board for SO package.Absolute maximum ratings apply to both DICE and packaged parts, unless
otherwise noted.
ORDERING GUIDE*Not for new design, obsolete, April 2002.
CAUTIONESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000V readily
accumulate on the human body and test equipment and can discharge without detection. Although
the OP37 features proprietary ESD protection circuitry, permanent damage may occur on
devices subjected to high-energy electrostatic discharges. Therefore, proper ESD precautions
are recommended to avoid performance degradation or loss of functionality.
OP37
SPECIFICATIONS( VS = �15 V, TA = 25�C, unless otherwise noted.)Input Offset
Current
Input Resistance
Output Voltage
Swing
Power
Consumption
NOTESInput offset voltage measurements are performed by automated test equipment approximately 0.5 seconds after application of power. A/E grades guaranteed fully
warmed up.Long term input offset voltage stability refers to the average trend line of VOS vs. Time over extended periods after the first 30 days of operation. Excluding the initial
OP37–SPECIFICATIONS
Electrical Characteristics
Electrical CharacteristicsNOTESInput offset voltage measurements are performed by automated test equipment approximately 0.5 seconds after application of power. A/E grades guaranteed fully
warmed up.The TC VOS performance is within the specifications unnulled or when nulled withRP = 8 kΩ to 20 kΩ. TC VOS is 100% tested for A/E grades, sample tested for F/G grades.Guaranteed by design.
( VS = �15 V, –55�C < TA < +125�C, unless otherwise noted.)
(VS = �15 V, –25�C < TA < +85�C for OP37EZ/FZ, 0�C < TA < 70�C for OP37EP/FP, and –40�C < TA
< +85�C for OP37GP/GS/GZ, unless otherwise noted.)
Wafer Test LimitsInput Bias
Current
Power
NOTES
For 25°C characterlstics of OP37NT and OP37GT devices, see OP37N and OP37G characteristics, respectively.
Electrical tests are performed at wafer probe to the limits shown. Due to variations in assembly methods and normal yield loss, yield after packaging is not guaranteed
for standard product dice. Consult factory to negotiate specifications based on dice lot qualification through sample lot assembly and testing.
1. NULL
2. (–) INPUT
3. (+) INPUT
4. V–
6. OUTPUT
7. V+
8. NULL
(VS = �15 V, TA = 25�C for OP37N, OP37G, and OP37GR devices; TA = 125�C for OP37NT and OP37GT devices,
unless otherwise noted.)
OP37
Typical Electrical CharacteristicsAverage Input
Offset Current
Drift
Input Noise
Voltage
(VS = �15 V, TA = 25�C, unless otherwise noted.)
TPC 1.Noise-Tester Frequency
Response (0.1 Hz to 10 Hz)
TPC 4.Input Wideband Voltage Noise
vs. Bandwidth (0.1 Hz to Frequency
Indicated)
TPC 7.Voltage Noise Density vs.
Supply Voltage
TPC 2.Voltage Noise Density vs.
Frequency
TPC 5.Total Noise vs. Source Resistance
TPC 8.Current Noise Density vs.
Frequency
TPC 3.A Comparison of Op Amp
Voltage Noise Spectra
TPC 6.Voltage Noise Density vs.
Temperature
TPC 9.Supply Current vs. Supply
Voltage
OP37TPC 10.Offset Voltage Drift of Eight
Representative Units vs. Temperature
TPC 13.Offset Voltage Change Due
to Thermal Shock
TPC 16.Open-Loop Gain vs. Frequency
TPC 11.Long-Term Offset Voltage
Drift of Six Representative Units
TPC 14.Input Bias Current vs. Temperature
TPC 17.Slew Rate, Gain Bandwidth
Product, Phase Margin vs. Temperature
TPC 12.Warm Up Offset Voltage Drift
TPC 15.Input Offset Current vs.
Temperature
TPC 18.Gain, Phase Shift vs. Frequency
