IC Phoenix
 
Home ›  NN22 > NTLTD7900Z-NTLTD7900ZR2,9A, 20V, 26mOhm, Zener Gate Protection, 4000V HBM
NTLTD7900Z-NTLTD7900ZR2 Fast Delivery,Good Price
Part Number:
If you need More Quantity or Better Price,Welcom Any inquiry.
We available via phone +865332716050 Email
Partno Mfg Dc Qty AvailableDescript
NTLTD7900ZONSN/a3000avai9A, 20V, 26mOhm, Zener Gate Protection, 4000V HBM
NTLTD7900ZR2ONN/a24000avai9A, 20V, 26mOhm, Zener Gate Protection, 4000V HBM


NTLTD7900ZR2 ,9A, 20V, 26mOhm, Zener Gate Protection, 4000V HBMprovide protection against ESD and unexpected transients. Theseminiature surface mount MOSFETs feat ..
NTLTD7900ZR2G , Power MOSFET 9 A, 20 V, Logic Level, N-Channel Micro8 TM Leadless
NTLUS3A90PZTAG , −20 V, −5.0 A, Cool Single P−Channel, ESD, 1.6x1.6x0.55 mm UDFN Package
NTLUS3A90PZTBG , −20 V, −5.0 A, Cool Single P−Channel, ESD, 1.6x1.6x0.55 mm UDFN Package
NTMD2C02R2 ,Power MOSFET 2 Amps, 20 Volts, Complimentary SO-8, DualMAXIMUM RATINGS (T = 25°C unless otherwise noted) (Note 1)JRating Symbol Value Unit1D2C02Drain–to–S ..
NTMD2C02R2 ,Power MOSFET 2 Amps, 20 Volts, Complimentary SO-8, DualELECTRICAL CHARACTERISTICS (T = 25°C unless otherwise noted) (Note 3)ACharacteristic Symbol Polarit ..
OWS4805 ,One - Industry Standard Package
OX12PCI840-PQAG , Integrated Parallel Port and PCI interface
OX16PCI954-TQA1G , Integrated Quad UART and PCI interface
OXCB950 , Integrated High Performance UART Cardbus / 3.3v PCI interface
OXCF950-TQ-B , Single full-duplex asynchronous channel 128-byte deep transmitter / receiver FIFO
OXCFU950-QFAG , USB/UART multi-function 16-bit PC Card device


NTLTD7900Z-NTLTD7900ZR2
9A, 20V, 26mOhm, Zener Gate Protection, 4000V HBM
3I , DRAIN CURRENT (A)I , GATE−CURRENT (mA)DGSSR , DRAIN−TO−SOURCE RESISTANCE ()DS(on)I , GATE−CURRENT (A)I , DRAIN CURRENT (A) GSSDNTLTD7900ZR2POWER MOSFET SWITCHINGSwitching behavior is most easily modeled and predicted The capacitance (C ) is read from the capacitance curve atissby recognizing that the power MOSFET is charge a voltage corresponding to the off−state condition whencontrolled. The lengths of various switching intervals (t) calculating t and is read at a voltage corresponding to thed(on)are determined by how fast the FET input capacitance can on−state when calculating t .d(off)be charged by current from the generator. At high switching speeds, parasitic circuit elementscomplicate the analysis. The inductance of the MOSFETThe published capacitance data is difficult to use forsource lead, inside the package and in the circuit wiringcalculating rise and fall because drain−gate capacitancewhich is common to both the drain and gate current paths,varies greatly with applied voltage. Accordingly, gateproduces a voltage at the source which reduces the gate drivecharge data is used. In most cases, a satisfactory estimate ofcurrent. The voltage is determined by Ldi/dt, but since di/dtaverage input current (I ) can be made from aG(AV)is a function of drain current, the mathematical solution isrudimentary analysis of the drive circuit so thatcomplex. The MOSFET output capacitance alsot = Q/IG(AV)complicates the mathematics. And finally, MOSFETs havefinite internal gate resistance which effectively adds to theDuring the rise and fall time interval when switching aresistance of the driving source, but the internal resistanceresistive load, V remains virtually constant at a levelGSknown as the plateau voltage, V . Therefore, rise and fall is difficult to measure and, consequently, is not specified.SGPtimes may be approximated by the following: The resistive switching time variation versus gateresistance (Figure 8) shows how typical switchingt = Q x R /(V − V )r 2 G GG GSPperformance is affected by the parasitic circuit elements. Ift = Q x R /Vf 2 G GSPthe parasitics were not present, the slope of the curves wouldmaintain a value of unity regardless of the switching speed.whereThe circuit used to obtain the data is constructed to minimizeV = the gate drive voltage, which varies from zero to VGG GGcommon inductance in the drain and gate circuit loops andR = the gate drive resistanceGis believed readily achievable with board mountedand Q and V are read from the gate charge curve.2 GSP components. Most power electronic loads are inductive; thedata in the figure is taken with a resistive load, whichDuring the turn−on and turn−off delay times, gate current isapproximates an optimally snubbed inductive load. Powernot constant. The simplest calculation uses appropriateMOSFETs may be safely operated into an inductive load;values from the capacitance curves in a standard equation forhowever, snubbing reduces switching losses.voltage change in an RC network. The equations are:t = R C In [V /(V − V )]d(on) G iss GG GG GSPt = R C In (V /V )d(off) G iss GG GSP1200T = 25°CJV = 0 VGS1000800Coss600400200C and C are below 10 pFiss rss00 510 15 20GATE−TO−SOURCE OR DRAIN−TO−SOURCEVOLTAGE (V)Figure 6. Capacitance Variation
ic,good price


TEL:86-533-2716050      FAX:86-533-2716790
   

©2020 IC PHOENIX CO.,LIMITED