NL27WZ07DTT1G ,Dual Buffer with Open Drain OutputsFeaturesSC−88• Extremely High Speed: t 2.3 ns (typical) at V = 5.0 VPD CCDF SUFFIX dM7• Designed fo ..
NL27WZ08 ,Dual 2 Input AND GateELECTRICAL CHARACTERISTICST = 25C 40C T 85CA AV VCC CCMin Typ Max Min MaxSymbol Parameter C ..
NL27WZ08US ,Dual 2 Input AND GateELECTRICAL CHARACTERISTICS t = t = 3.0 nsR FT = 25C 40C T 85CA AV VCC CCMin Typ Max Min Max ..
NL27WZ125 ,Dual Buffer, 3 State Low EnableELECTRICAL CHARACTERISTICS40C T A85CT = 25CAV VCC CC(V) Min Typ Max Min MaxSymbol Parameter ..
NL27WZ125US ,Dual Buffer, 3 State Low EnableELECTRICAL CHARACTERISTICS (t = t = 3.0 ns)R FT = 25C 40C T 85CA AV VCC CC(V) Min Typ Max M ..
NL27WZ126 ,Dual Buffer, 3 State High Enable3NL27WZ126CAPACITIVE CHARACTERISTICSSymbol Parameter Condition Typical UnitC Input Capacitance V = ..
NT74804 , 10 Base-T LAN Modules with CMC
NT74804 , 10 Base-T LAN Modules with CMC
NT7502H-TABF1 , 65 X 132 RAM-Map LCD Controller / Driver
NT7701H-TABF3 , 160 Output LCD Segment/Common Driver
NT7702 , 240 Output LCD Segment/Common Driver
NT7704H-BDT , 240 Output LCD Segment/Common Driver
NL27WZ07DFT2G-NL27WZ07DTT1G
Dual Buffer with Open Drain Outputs
NL27WZ07
Dual Buffer with Open Drain
Outputs
The NL27WZ07 is a high performance dual buffer with open drain
outputs operating from a 1.65 to 5.5 V supply.
The internal circuit is composed of multiple stages, including an open
drain output which provides the capability to set output switching level.
This allows the NL27WZ07 to be used to interface 5 V circuits to circuits
of any voltage between VCC and 7.0 V using an external resistor and
power supply.
Features Extremely High Speed: tPD 2.3 ns (typical) at VCC = 5.0 V Designed for 1.65 V to 5.5 V VCC Operation, CMOS compatible Over V oltage Tolerant Inputs LVTTL Compatible − Interface Capability with 5.0 V TTL Logic
with VCC = 3.0 V LVCMOS Compatible 24 mA Output Sink Capability Near Zero Static Supply Current Substantially Reduces System
Power Requirements Chip Complexity: FET = 72; Equivalent Gate = 18 Pb−Free Packages are Available
IN A2 OUT Y2
Figure 1. Pinout (Top View)
Figure 2. Logic Symbol OUT Y1IN A1
VCC
IN A1 OUT Y1
GND
IN A2 OUT Y2
