NL17SZ07DFT2G ,Single Non−Inverting Buffer with Open Drain OutputELECTRICAL CHARACTERISTICS t = t = 2.5 ns; C = 50 pF; R = 500 R F L LÎÎÎÎÎT = 25°C 55°C ≤T ≤ 125° ..
NL17SZ07XV5T2 ,Single Non−Inverting Buffer with Open Drain OutputMAXIMUM RATINGSSymbol Characteristics Value UnitV DC Supply Voltage 0.5 to 7.0 VCCV DC Input Volt ..
NL17SZ07XV5T2G ,Single Non−Inverting Buffer with Open Drain OutputELECTRICAL CHARACTERISTICST = 25°C 55°C ≤T ≤ 125°CA AVCCSymbol Parameter Condition (V) Min Typ Max ..
NL17SZ08 ,Single 2 Input AND Gate3NL17SZ08t = 3 ns t = 3 nsf fV VCC CC90% 90%INPUT50% 50%A and B10%10% OUTPUTGNDINPUTR Ct L LtPHLPLH ..
NL17SZ08DFT2 ,Single 2 Input AND GateELECTRICAL CHARACTERISTICS t = t = 3.0 nsR FT = 25C 40C T 85CA AV VCC CC(V) Min Typ Max Min ..
NL17SZ08XV5T2 ,Single 2 Input AND GateELECTRICAL CHARACTERISTICST = 25C 40C T 85CA AV VCC CCMin Typ Max Min MaxSymbol Parameter C ..
NT6868A-10100 , Keyboard Controller
NT6868A-10100 , Keyboard Controller
NT6868CH , Keyboard Controller
NT68P81 , USB Keyboard Micro-Controller
NT74804 , 10 Base-T LAN Modules with CMC
NT74804 , 10 Base-T LAN Modules with CMC
NL17SZ07-NL17SZ07DFT2-NL17SZ07DFT2G-NL17SZ07XV5T2-NL17SZ07XV5T2G
Single Non−Inverting Buffer with Open Drain Output
NL17SZ07
Single Non−Inverting Buffer
with Open Drain Output
The NL17SZ07 is a high performance single inverter with open
drain outputs operating from a 1.65 to 5.5 V supply.
The Output stage is open drain with Over Voltage Tolerance. This
allows the NL17SZ07 to be used to interface 5.0 V circuits to circuits
of any voltage between 0 and +7.0 V. Tiny SOT−353 and SOT−553 Packages Extremely High Speed: tPD 2.5 ns (typical) at VCC = 5 V Designed for 1.65 V to 5.5 V VCC Operation, CMOS Compatible Over V oltage Tolerant Inputs VIN may be Between 0 and 7.0 V for
VCC Between 0.5 and 5.4 V TTL Compatible − Interface Capability with 5.0 V TTL Logic with
VCC = 2.7 V to 3.6 V LVCMOS Compatible 24 mA Output Sink Capability, Pullup may be between 0 and 7.0 V Near Zero Static Supply Current Substantially Reduces System
Power Requirements Chip Complexity: FET = 20 Pb−Free Packages are Available
VCCNC
IN A
OUT YGND
IN A OUT Y
Figure 1. Pinout
Figure 2. Logic Symbol
