NCP5208 ,DDR-I/II Termination RegulaorELECTRICAL CHARACTERISTICS (AVIN = 2.5 V, PVIN = 2.5 V, VDDQ = 2.5 V, C = 220 F, for typical value ..
NCP5208DR2 ,DDR-I/II Termination RegulatorELECTRICAL CHARACTERISTICS (AVIN = 2.5 V, PVIN = 2.5 V, VDDQ = 2.5 V, C = 220 F, for typical value ..
NCP5210MNR2G , 3-in-1 PWM Dual Buck and Linear DDR Power Controller
NCP5211ADR2 ,Low Voltage Synchronous Buck ControllerFeaturesWL = Wafer Lot• Switching Regulator ControllerY = YearWW = Work Week− N−Channel Synchronous ..
NCP5212A ,Single Synchronous Step-Down ControllerFeatures• 0.8% accuracy 0.8 V ReferenceMARKING DIAGRAMS• 4.5 V to 27 V Battery/Adaptor Voltage Rang ..
NCP5212AMNTXG , Single Synchronous Step-Down Controller
NJM3357D , LOW POWER NARROW BAND FM IF
NJM3357D , LOW POWER NARROW BAND FM IF
NJM3517D2 , STEPPER MOTOR CONTROLLER / DRIVER
NJM3524 , SWITCHING REGULATOR CONTROL CIRCUIT
NJM3524M , SWITCHING REGULATOR CONTROL CIRCUIT
NJM353 , DUAL J-FET INPUT OPERATIONAL AMPLIFIER
NCP5208
DDR-I/II Termination Regulaor
NCP5208
DDR-I/II T ermination
Regulator
The NCP5208 is a linear regulator specifically designed for the
active termination of DDR−I/II SDRAM. The device can be operated
from a single supply voltage as low as 1.7 V. For DDR−I
applications, the device is capable of sourcing and sinking current up
to 1.5 A with the output voltage regulated to within �3% or better. A
separate voltage feedback pin ensures superior load regulation
against load and line changes.
Protective features include soft−start, source/sink current limits
and thermal shutdown. Open−drain VTT OK output (POK) is added
for system monitoring. The shutdown pin can tri−state the regulator
output for Suspend To RAM (STR) state. This device is available in a
SO−8 package.
Features Supports Both DDR−I and DDR−II SDRAM Requirements Single Supply Voltage Operation as Low as 1.7 V Integrated Power MOSFETs Few External Components Needed Source and Sink Current Up to 1.5 A Load Regulation Within �3% Both Source and Sink Current Limits Open−Drain VTT OK (POK) Pin Shutdown Pin Thermal Shutdown Housed in SO−8 Package
Typical Applications DDR Termination Voltage Active Bus Termination (SSTL−2, SSTL−3)
Figure 1. Typical Application Circuit 1.25 V,
1.5 A
2.5 V
VDDQ
AVIN
2.5 V
GND
