NB100LVEP56MNG ,2.5V / 3.3V / 5VECL Dual Differential 2:1 Multiplexerindividual and common select inputs to address both data path andrandom logic applications. Common ..
NB100LVEP91DW ,2.5V / 3.3V Any Level Positive Input to -2.5V / -3.3V / -5V NECL Output TranslatorAN1672/DThe ECL Translator GuidePECL • LVPECL • NECL • TTL •LVTTL/LVCMOS • CMOS
NB100LVEP91MNG , 2.5 V/3.3 V Any Level Positive Input to −2.5 V/−3.3 V LVNECL Output Translator
NB2305AI1DR2G , 3.3 V Zero Delay Clock Buffer
NB2305AI1DR2G , 3.3 V Zero Delay Clock Buffer
NB2305AI1HDR2G , 3.3 V Zero Delay Clock Buffer
NJM2076S , DUAL LOW VOLTAGE POWER AMPLIFIER
NJM2078 , VOLTAGE DETECTOR
NJM2082 , DUAL J-FET INPUT OPERATIONAL AMPLIFIER
NJM2096M , LOW VOLTAGE DUAL POWER AMPLIFIER
NJM2102 , SYSTEM RESET IC
NJM2102 , SYSTEM RESET IC
NB100LVEP56MNG
2.5V / 3.3V / 5VECL Dual Differential 2:1 Multiplexer
NB100LVEP56
2.5V / 3.3V / 5V�ECL Dual
Differential 2:1 Multiplexer
The NB100LVEP56 is a dual, fully differential 2:1 multiplexer. The
differential data path makes the device ideal for multiplexing low
skew clock or differential data signals. The device features both
individual and common select inputs to address both data path and
random logic applications. Common and individual selects can accept
both ECL and CMOS input voltage levels. Multiple VBB pins are
provided.
The VBB pin, an internally generated voltage supply, is available to
this device only. For single−ended input operation, the unused
differential input is connected to VBB as a switching reference voltage.
VBB may also rebias AC coupled inputs. When used, decouple VBB
and VCC via a 0.01 �F capacitor and limit current sourcing or sinking
to 0.5 mA. When not used, VBB should be left open. Maximum Input Clock Frequency > 2.5 GHz Typical Maximum Input Data Rate > 2.5 Gb/s Typical 525 ps Typical Propagation Delays Low Profile QFN Package PECL Mode Operating Range:
VCC = 2.375 V to 5.5 V with VEE = 0 V NECL Mode Operating Range:
VCC = 0 V with VEE = −2.375 V to −5.5 V Separate, Common Select, and Individual Select
(Compatible with ECL and CMOS Input Voltage Levels) Q Output Will Default LOW with Inputs Open or at VEE Multiple VBB Outputs Pb−Free Packages are Available*
*For additional information on our Pb−Free strategy and soldering details, pleasedownload the ON Semiconductor Soldering and Mounting TechniquesReference Manual, SOLDERRM/D.
