NB100LVEP224FA ,2.5V/3.3V 1:24 Differential ECL/PECL Clock Driver with Clock Select and Output EnableThe NB100LVEP224 is a low skew 1-to-24 differential clockdriver, designed with clock distribution i ..
NB100LVEP224FAG , 2.5V/3.3V 1:24 Differential ECL/PECL Clock Driver with Clock Select and Output Enable
NB100LVEP224FARG , 2.5V/3.3V 1:24 Differential ECL/PECL Clock Driver with Clock Select and Output Enable
NB100LVEP56DT ,2.5V / 3.3V / 5V ECL Dual Differential 2:1 MultiplexerAPPLICATION NOTEDifferential Characteristics (continued)APPLICATION NOTE USAGEThis application note ..
NB100LVEP56DTR2G , 2.5V / 3.3V ECL DUAL Differential 2:1 Multiplexer
NB100LVEP56MNG ,2.5V / 3.3V / 5VECL Dual Differential 2:1 Multiplexerindividual and common select inputs to address both data path andrandom logic applications. Common ..
NJM2076S , DUAL LOW VOLTAGE POWER AMPLIFIER
NJM2078 , VOLTAGE DETECTOR
NJM2082 , DUAL J-FET INPUT OPERATIONAL AMPLIFIER
NJM2096M , LOW VOLTAGE DUAL POWER AMPLIFIER
NJM2102 , SYSTEM RESET IC
NJM2102 , SYSTEM RESET IC
NB100LVEP224FA
2.5V/3.3V 1:24 Differential ECL/PECL Clock Driver with Clock Select and Output Enable
NB100LVEP224
2.5V/3.3V 1:24 Differential
ECL/PECL Clock Driver with
Clock Select and Output
Enable
The NB100LVEP224 is a low skew 1-to-24 differential clock
driver, designed with clock distribution in mind, accepting two clock
sources into an input multiplexer. The part is designed for use in low
voltage applications which require a large number of outputs to drive
precisely aligned low skew signals to their destination. The two clock
inputs are differential ECL/PECL and they are selected by the
CLK_SEL pin. To avoid generation of a runt clock pulse when the
device is enabled/disabled, the Output Enable (OE) is synchronous
ensuring the outputs will only be enabled/disabled when they are
already in LOW state (See Figure 4).
The NB100LVEP224 guarantees low output-to-output skew. The
optimal design, layout, and processing minimize skew within a device
and from lot to lot. In any differential output, the same bias and
termination scheme is required. Unused output pairs should be left
unterminated (open) to “reduce power and switching noise as much as
possible.” Any unused single line of a differential pair should be
terminated the same as the used line to maintain balanced loads on the
differential driver outputs. The wide VIHCMR specification allows
both pair of CLOCK inputs to accept LVDS levels.
The NB100LVEP224, as with most other ECL devices, can be
operated from a positive VCC supply in LVPECL mode. This allows
the LVEP224 to be used for high performance clock distribution in
+3.3 V or +2.5 V systems. Single-ended CLK input operation is
limited to a VCC ≥ 3.0 V in LVPECL mode, or VEE ≤ -3.0 V in NECL
mode. In a PECL environment, series or Thevenin line terminations
are typically used as they require no additional power supplies. For
more information on PECL terminations, designers should refer to
Application Note AND8020/D. 20 ps Typical Output-to-Output Skew 75 ps Typical Device-to- Device Skew Maximum Frequency > 1 GHz 650 ps Typical Propagation Delay LVPECL Mode Operating Range:
VCC = 2.375 V to 3.8 V with VEE = 0 V NECL Mode Operating Range:
VCC = 0 V with VEE = -2.375 V to -3.8 V Internal Input Pulldown Resistors Q Output will Default Low with Inputs Open or at VEE Thermally Enhanced 64-Lead LQFP CLOCK Inputs are LVDS-Compatible; Requires External 100 �
LVDS Termination Resistor
