N74F399D ,RegistersPIN CONFIGURATIONThe 74F399 is a high speed quad 2-port register. They select 4 bitsS 1 16of data f ..
N74F456D ,Buffers/drivers
N74F50728D ,Synchronizing cascaded dual positive edge-triggered D-type flip-flop
N74F5074D ,Synchronizing dual D-type flip-flop/clock driverPIN CONFIGURATION • Metastable immune characteristicsV1 14RD0 CC• Output skew guaranteed less than ..
N74F5074N ,Synchronizing dual D-type flip-flop/clock driverINTEGRATED CIRCUITS74F5074Synchronizing dual D-type flip-flop/clockdriverProduct specification 1990 ..
N74F540D ,Octal inverter buffer 3- StateFEATURESTYPICAL SUPPLYTYPICALCURRENTTYPE• High impedance NPN base inputs for reduced loading PROPAG ..
NFL21SP106X1C3D , EMIFIL (LC Combined) Multilayer Type NFL21SP Series (0805 Size)
NFL21SP107X1C3D , EMIFIL (LC Combined) Multilayer Type NFL21SP Series (0805 Size)
NFL21SP107X1C3D , EMIFIL (LC Combined) Multilayer Type NFL21SP Series (0805 Size)
NFL21SP157X1C3D , EMIFIL (LC Combined) Multilayer Type NFL21SP Series (0805 Size)
NFL21SP157X1C3D , EMIFIL (LC Combined) Multilayer Type NFL21SP Series (0805 Size)
NFL21SP207X1C3D , EMIFIL (LC Combined) Multilayer Type NFL21SP Series (0805 Size)
N74F399D
Quad 2-port register
Product specification
Supersedes data of 1999 Jan 08
IC15 Data Handbook
2000 Jun 30
Philips Semiconductors Product specification
74F399Quad 2-port register
FEATURES Select inputs from two data sources Fully positive edge-triggered
DESCRIPTIONThe 74F399 is the logical equivalent of a quad 2-input multiplexer
feeding into four edge-triggered flip-flops. A common Select input
determines which of two 4-bit words is accepted. The selected data
enters the flip-flops on the rising edge of the clock.
The 74F399 is a high speed quad 2-port register. They select 4 bits
of data from either of two sources (Ports) under control of a common
select input (S). The selected data is transferred to a 4-bit output
register synchronous with the Low-to-High transition of the Clock
input (CP). The 4-bit D-type output register is fully edge-triggered.
The Data inputs (I0n, I1n) and Select input (S) must be stable only a
setup time prior to and hold time after the Low-to-High transition of
the Clock input for predictable operation.
ORDERING INFORMATION
PIN CONFIGURATION
INPUT AND OUTPUT LOADING AND FAN-OUT TABLE
NOTE:One (1.0) FAST unit load is defined as: 20μA in the High state and 0.6mA in the Low state.
LOGIC SYMBOL
IEC/IEEE SYMBOL (IEEE/IEC)
Philips Semiconductors Product specification
74F399Quad 2-port register
FUNCTION TABLE= High voltage level= High voltage level one setup time prior to the High-to-Low
clock transition= Low voltage level= Low voltage level one setup time prior to the High-to-Low
clock transition= Don’t care= Low-to-High clock transition
LOGIC DIAGRAM
Philips Semiconductors Product specification
74F399Quad 2-port register
ABSOLUTE MAXIMUM RATINGS(Operation beyond the limits set forth in this table may impair the useful life of the device.
Unless otherwise noted these limits are over the operating free-air temperature range.)
RECOMMENDED OPERATING CONDITIONS
DC ELECTRICAL CHARACTERISTICS(Over recommended operating free-air temperature range unless otherwise noted.)
NOTES: For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type. All typical values are at VCC = 5V, Tamb = 25°C. Not more than one output should be shorted at a time. For testing IOS, the use of high-speed test apparatus and/or sample-and-hold
techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting
of a High output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any
sequence of parameter tests, IOS tests should be performed last.
Philips Semiconductors Product specification
74F399Quad 2-port register
AC ELECTRICAL CHARACTERISTICS
AC SETUP REQUIREMENTS
AC WAVEFORMSFor all waveforms, VM = 1.5V.
The shaded areas indicate when the input is permitted to change for predictable output performance.
Waveform 1. Propagation Delay, Clock Input to Output,
Clock Pulse Width, and Maximum Clock Frequency
Waveform 2. Data and Select Setup and Hold Times
Philips Semiconductors Product specification
74F399Quad 2-port register
TEST CIRCUIT AND WAVEFORMS
