IC Phoenix
 
Home ›  MM165 > MTC20455MB7K,Quad ADSL DMT Transceiver
MTC20455MB7K Fast Delivery,Good Price
Part Number:
If you need More Quantity or Better Price,Welcom Any inquiry.
We available via phone +865332716050 Email
Partno Mfg Dc Qty AvailableDescript
MTC20455MB7KSTN/a4avaiQuad ADSL DMT Transceiver


MTC20455MB7K ,Quad ADSL DMT TransceiverMTC20455QUAD ADSL DMT TRANSCEIVER■ Quad DMT modem ATM framer■ Supports ANSI T1.413 issue 2, ITU G.9 ..
MTC4501Q8 , N- AND P-CHANNEL ENHANCEMENT MODE POWER MOSFET
MTC50150-TB-C2 ,ADSL GATEWAY PROCESSORFEATURES7.1 User Interface APIA development kit dedicated to the platform allows access through the ..
MTD10N10EL ,TMOS Power FETMAXIMUM RATINGS (T = 25°C unless otherwise noted)CDrainParameter Symbol Value Unit21Drain−to−Source ..
MTD10N10ELT4 ,TMOS Power FET3, DRAIN-TO-SOURCE RESISTANCE R , DRAIN-TO-SOURCE RESISTANCE (OHMS)R I , DRAIN CURRENT (AMPS)DS(o ..
MTD10N10ELT4G ,TMOS Power FETELECTRICAL CHARACTERISTICS (T = 25°C unless otherwise noted)JCharacteristic Symbol Min Typ Max Unit ..
N82S23N ,256-bit TTL bipolar PROM 32 x 8
N8344AH , SDLC Communications Controller
N83C196KB , COMMERCIAL/EXPRESS CHMOS MICROCONTROLLER
N83C198 , COMMERCIAL/EXPRESS CHMOS MICROCONTROLLER
N83C198 , COMMERCIAL/EXPRESS CHMOS MICROCONTROLLER
N83C198 , COMMERCIAL/EXPRESS CHMOS MICROCONTROLLER


MTC20455MB7K
Quad ADSL DMT Transceiver
1/23
MTC20455

February 2004 Quad DMT modem ATM framer Supports ANSI T1.413 issue 2, ITU G.992.1,
and G.992.2 standards Low power consumption (1W for four lines) Standard Utopia level 2 ATM interface 160 PQFP Package 160 LFBGA Package
DESCRIPTION

The MTC20455 is the DMT modem and ATM
Framer of the MTK20450 Quad Rate adaptive
ADSL DynaMiTe chipset. When used in conjunc-
tion with the MTC20454 or MTC20154 analog
front-end, the product supports ANSI T1.413 re-
lease 2, ITU G.992.1 and G.992.2 (G.Lite) ADSL
specifications through software configuration. It
provides a cell based UTOPIA Level 2 ATM data
interface.
The MTC20455 performs the DMT modulation,
demodulation, Reed-Solomon encoding, bit inter-
leaving and trellis coding for four ADSL modems.
The ATM section provides framing functions for
the generic and ATM Transmission Convergence
(TC) layers. The generic TC consists of data
scrambling and Reed-Solomon error corrections,
with and without interleaving.
The MTC20455 is controlled and configured by the
MTC20136 Transceiver Controller. All program-
mable coefficients and parameters are loaded by
the Controller. The MTC20136 also controls the
initialisation procedure and performs the monitor-
ing and adaptive functions during operation.
QUAD ADSL DMT TRANSCEIVER
Figure 1. Block Diagram
MTC20455
Figure 2. PQF160 package pin out
Table 1. I/O types
3/23
MTC20455
Table 2. I/O driver function
Table 3. PQFP 160 pin list
MTC20455
Table 3. PQFP 160 pin list (continued)
5/23
MTC20455
Table 3. PQFP 160 pin list (continued)
MTC20455
Table 3. PQFP 160 pin list (continued)
7/23
MTC20455
Figure 3. LFBGA160 package pin out (Sachem4 top view)
Table 4. LFBGA 160 pin list
MTC20455
Table 4. LFBGA 160 pin list (continued)
9/23
MTC20455
Table 4. LFBGA 160 pin list (continued)
MTC20455
ELECTRICAL SPECIFICATIONS GENERIC

The values presented in the following table apply for all inputs and/or outputs unless specified otherwise.
Specifically they are not influenced by the choice between CMOS or TTL levels.
Table 5. I/O Buffers generic DC Characteristics
Table 6. IO buffers dynamic characteristic
Table 4. LFBGA 160 pin list (continued)
11/23
MTC20455
Input/Output CMOS Generic Characteristics

The values presented in the following table apply for all CMOS inputs and/ or outputs unless specified oth-
erwise.
Table 7. TTL IO buffers generic characteristics

* The reference current is dependent on the exact buffer chosen and is part of the buffer name. The available values are 4 and 8mA.
Input/Output TTL Generic Characteristics

The values presented in the following table apply for all TTL inputs and/or outputs unless specified other-
wise.
Table 8. TTL IO buffers generic characteristics

* The reference current is dependent on the exact buffer chosen and is part of the buffer name. The available values are 2,4, and 8mA.
Operating Conditions
Table 9. Operating Conditions
MTC20455
Functional Description

Fig.4 shows the global block diagram of the MTC20455. The functions can be grouped into the following: DMT modems Quad or single AFE interface Utopia interface Controller interface Miscellaneous
DMT Modem Description

The following section essentially describes the sequence of actions for the receive direction, correspond-
ing functions for the transmit direction are readily derived.
DSP Front-End

The DSP Front-End contains 4 parts in the receive direction: the Input Selector, the Analog Front-End In-
terface, the Decimator and the Time Equaliser. The input selector is used internally to enable test loop-
backs inside the chip. The Analog Front-End Interface transfers 1 6-bits word, multiplexed on 4 input/
output signals. As a result, 4 clock cycles are needed to transfer 1 word. The Decimator receives the 16-
bits samples at 8.8 MHz (as sent by the Analog Front-End chip) and reduces this rate to 2.2 MHz. The
Time Equaliser (TEQ) module is an FIR filter with programmable coefficients. Its main purpose is to reduce
the effect of Inter-Symbol Interference (ISI) by shortening the channel impulse response. Both the Deci-
mator and TEQ can be bypassed. In the transmit direction, the DSP Front-End includes: sidelobe filtering,
clipping, delay equalisation and interpolation. The sidelobe filtering and delay equalisation are implement-
ed by IIR filters, reducing the effect of echo in FDM systems. Clipping is a statistical process limiting the
amplitude of the output signal, optimising the dynamic range of the AFE. The interpolator receives data at
2.2 MHz and generates samples at a rate of 8.8 MHz.
Figure 4. DSP Front-End
DMT Modem

This computational module is a programmable DSP unit. Its instruction set enables functions like FFT, IF-
FT, Scaling, Rotor and Frequency Equali-sation (FEQ). This block implements the core of the DMT algo-
rithm as specified in ANSI T1.413. In the RX path, the 512-point FFT transforms the time-domain DMT
symbol into a frequency domain representation which can be further decoded by the subsequent de-map-
ping stages. After the first stage time / domain equalisation and FFT block – an essentially ICI (InterCarrier
Interference) – free carrier information stream has been obtained.
This stream is still affected by carrier-specific channel distortion resulting in an attenuation of the signal
ic,good price


TEL:86-533-2716050      FAX:86-533-2716790
   

©2020 IC PHOENIX CO.,LIMITED