MPC953FA ,Low voltage PLL clock driverMAXIMUM RATINGS*Symbol Parameter Min Max UnitV Supply Voltage –0.3 4.6 VCCV Input Voltage –0.3 V + ..
MPC9600 ,MPC9600 Low Voltage 2.5V and 3.3V CMOS PLL Clock DriverLogic DiagramMOTOROLA 2 TIMING SOLUTIONS PIN CONFIGURATIONPin I/O Type DescriptionPCLK, PCLK Input ..
MPC9600 ,MPC9600 Low Voltage 2.5V and 3.3V CMOS PLL Clock DriverFeatures:• Multiplication of input frequency by 2, 3, 4 and 6• Distribution of output frequency to ..
MPC9600AE , Low Voltage, 2.5V and 3.3V LVCMOS PLL Clock Driver
MPC9600FA , LOW VOLTAGE 2.5V AND 3.3 V CMOS PLL CLOCK DRIVER
MPC9600FA , LOW VOLTAGE 2.5V AND 3.3 V CMOS PLL CLOCK DRIVER
MSP430F135IPM ,16-Bit Ultra-Low-Power Microcontroller, 16kB Flash, 512B RAM, 12 bit ADC, USART SLAS272F − JULY 2000 − REVISED JUNE 2004 ..
MSP430F135IPMR ,16-Bit Ultra-Low-Power Microcontroller, 16kB Flash, 512B RAM, 12 bit ADC, USART SLAS272F − JULY 2000 − REVISED JUNE 2004 ..
MSP430F135IRTDR ,16-Bit Ultra-Low-Power Microcontroller, 16kB Flash, 512B RAM, 12 bit ADC, USART SLAS272F − JULY 2000 − REVISED JUNE 2004 ..
MSP430F135IRTDT ,16-Bit Ultra-Low-Power Microcontroller, 16kB Flash, 512B RAM, 12 bit ADC, USART SLAS272F − JULY 2000 − REVISED JUNE 2004 ..
MSP430F135IRTDT ,16-Bit Ultra-Low-Power Microcontroller, 16kB Flash, 512B RAM, 12 bit ADC, USART SLAS272F − JULY 2000 − REVISED JUNE 2004 ..
MSP430F147 ,16-Bit Ultra-Low-Power Microcontroller, 32 kB Flash, 1KB RAM, 12 bit ADC, 2 USARTs, HW multiplier SLAS272F − JULY 2000 − REVISED JUNE 2004 ..
MPC953FA
Low voltage PLL clock driver
SEMICONDUCTOR TECHNICAL DATA- -
The MPC953 is a 3.3V compatible, PLL based clock driver device
targeted for high performance clock tree designs. With output frequencies
of up to 87.5MHz and output skews of 150ps the MPC953 is ideal for the
most demanding clock tree designs. The devices employ a fully
differential PLL design to minimize cycle–to–cycle and phase jitter. Fully Integrated PLL Output Frequency up to 87.5MHz Outputs Disable in High Impedance TQFP Packaging 100ps Cycle–to–Cycle Jitter
The MPC953 has a differential LVPECL reference input along with an
external feedback input. These features make the MPC953 ideal for use
as a zero delay, low skew fanout buffer. The device performance has
been tuned and optimized for zero delay performance. The MR/OE input
pin will reset the internal counters and tristate the output buffers when
driven “high”.
If the reference clock (PECL_CLK) is lost or shut down when the
MPC953 is in phase–lock, the output frquency will slew slowly downward.
The final VCO frequency will be around TBDMHz.
The MPC953 is fully 3.3V compatible and requires no external loop
filter components. All control inputs accept LVCMOS or LVTTL
compatible levels while the outputs provide LVCMOS levels with the
ability to drive terminated 50Ω transmission lines. For series terminated
50Ω lines, each of the MPC953 outputs can drive two traces giving the
device an effective fanout of 1:18. The device is packaged in a 7x7mm
32–lead TQFP package to provide the optimum combination of board
density and performance.
Figure 1. Logic DiagramPECL_CLK
PECL_CLK
FB_CLK
VCO_SEL
BYPASS
QFB
Q0:6
MR/OE
