MPC903D ,1:6 PCI clock generatorfeatures for their designs.Both enable signals are active HIGH inputs. A logic ‘0’ on the Enable1in ..
MPC904 ,1:6 PCI CLOCK GENERATOR/ FANOUT BUFFERMAXIMUM RATINGS*Symbol Parameter Min Max UnitV Supply Voltage –0.5 4.6 VDDV Input Voltage –0.5 V + ..
MPC905D ,1:6 PCI clock generator**SEMICONDUCTOR TECHNICAL DATA ** *! *!*The MPC903, MPC904 and MPC905 are six output clock gene ..
MPC905D ,1:6 PCI clock generatorMAXIMUM RATINGS*Symbol Parameter Min Max UnitV Supply Voltage –0.5 4.6 VDDV Input Voltage –0.5 V + ..
MPC911 ,LOW-VOLTAGE 1:9 DIFFERENTIAL ECL/HSTL TO HSTL CLOCK DRIVER
MPC9140 ,1:18 LVCMOS FANOUT BUFFERBlock DiagramTable 1. Pin DescriptionsPin Name I/O FunctionBUF_IN I 3.3V CMOS clock inputSDRAM0:17 ..
MSP3451G , Multistandard Sound Processor Family with Virtual Dolby Surround
MSP3455G , MSP 34x5G Multistandard Sound Processor Family
MSP3455G , MSP 34x5G Multistandard Sound Processor Family
MSP3460G , Multistandard Sound Processor Family
MSP3460G , Multistandard Sound Processor Family
MSP430AFE253IPWR ,16-bit Ultra-Low-Power Microcontroller, 16KB Flash, 512B RAM, 3x SD24 24-TSSOP -40 to 85FEATURES• Low Supply Voltage Range: 1.8 V to 3.6 V• Up to Three 24-Bit Sigma-DeltaAnalog-to-Digital ..
MPC903D-MPC905D
1:6 PCI clock generator
SEMICONDUCTOR TECHNICAL DATA ! !
The MPC903, MPC904 and MPC905 are six output clock generation
devices targeted to provide the clocks required in a 3.3V or 5.0V PCI
environment. The device operates from a 3.3V supply and can interface
to either a TTL input or an external crystal. The inputs to the device can be
driven with 5.0V when the VCC is at 3.3V. The outputs of the
MPC903/904/905 meet all of the specifications of the PCI standard. The
three devices are identical except in the function of the Output Enables. Six Low Skew Outputs Synchronous Output Enables for Power Management Low Voltage Operation XTAL Oscillator Interface 16-Lead SOIC Package 5.0V Tolerant Enable Inputs
The MPC903/904/905 device is targeted for PCI bus or processor bus
environments with up to 12 clock loads. Each of the six outputs on the
MPC903/904/905 can drive two series terminated 50Ω transmission
lines. This capability effectively makes the MPC903/904/905 a 1:12
fanout buffer.
The MPC903 offers two synchronous enable inputs to allow users
flexibility in developing power management features for their designs.
Both enable signals are active HIGH inputs. A logic ‘0’ on the Enable1
input will pull all of the outputs into the logic ‘0’ state and shut down the
internal oscillator for a zero power sleep state. A logic ‘0’ on the Enable2
input will disable only the BCLK5 output. The Enable2 input can be used to disable any high power device for system power
savings during periods of inactivity. Both enable inputs are synchronized internal to the chip so that the output disabling will
happen only when the outputs are already LOW. This feature guarantees no runt pulses will be generated during enabling and
disabling. Note that when the MPC903 is re-enabled via the Enable1 pin, the user must allow for the oscillator to regain stability.
Thus, the re-enabling of the chip cannot occur instantaneously. The MPC904 and MPC905 Enable functions are slightly different
than the 903 and are outlined in the function tables on the following page.
XTAL_IN
Enable1
Enable2
GND (3)VDD (3)
Pinout: 16-Lead Plastic Package (Top View)XTAL_IN
Enable1
BCLK5
VDD3
XTAL_OUT
Enable2
GND1
BCLK0
BCLK4
GND3
BCLK3
VDD2
VDD1
BCLK1
GND2
BCLK2
